D-752-12 datasheet, PDF - EEWORLD Datasheet

D-752-12: DescriptionRing Terminal,; CategoryThe connector terminals; File Size132KB，1 Pages; ManufacturerMolex; Websitehttps://www.molex.com/molex/home

Download Datasheet Parametric View All

D-752-12 Overview

Ring Terminal,

Parameter Name	Attribute value
Reach Compliance Code	unknown
ECCN code	EAR99
Manufacturer's serial number	D-752
terminal gender	FEMALE
Terminal and terminal strip types	RING TERMINAL
Wire gauge	8 AWG
Base Number Matches	1

【Low Power】Application Design of High-Speed and Low-Power FPGA: ...; 常见泽1 FPGA/CPLD

[AN-776 Application Note] Dual-Channel AD9981 Design Guidelines for UXGA Solutions: Introduction: With the AD9981, pixel clock rates exceeding 11-MHZ can be achieved using a two-chip "ping-pong" configuration....; EEWORLD社区 ADI Reference Circuit

xilinx FPGA LUT?: Does the LUT in Xilinx FPGA have a clock input pin?...; eeleader FPGA/CPLD

How to burn TMS320F28027 into FLASH using ccs5.2: How to burn TMS320F28027 into FLASH using ccs5.2...; jeffCXL DSP and ARM Processors

FPGA realizes digital tube counting: [i=s]This post was last edited by littleshrimp on 2021-12-18 15:52[/i]The function is similar to the counter in the mall where you can get a gold bar if you press the button for 10 seconds. Since ther...; littleshrimp Domestic Chip Exchange

Should we designers switch to management or sales in the future?: Should we designers switch to management or sales in the future?...; 阿中 Talking about work

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components