EEWORLDEEWORLDEEWORLD

Part Number

Search

DT2-PTP-25FU06F-L3-1

Description
STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
CategoryThe connector    terminals   
File Size120KB,2 Pages
ManufacturerTE Connectivity
Websitehttp://www.te.com
Download Datasheet Parametric View All

DT2-PTP-25FU06F-L3-1 Overview

STRIP TERMINAL BLOCK, 1 ROW, 1 DECK

DT2-PTP-25FU06F-L3-1 Parametric

Parameter NameAttribute value
Reach Compliance Codeunknown
ECCN codeEAR99
Fastening methodSCREW
Manufacturer's serial numberDT2
Installation typeCABLE
Number of layers1
Rows1
Number of channels25
safety certificateUL
Terminal and terminal strip typesSTRIP TERMINAL BLOCK
Conductor cross section0.51 mm2
Wire gauge18 AWG
Base Number Matches1
DTerminator 2 PTB/PTX/PTP
Pedestal Terminal Blocks
GelGuard gel sealing technology
Versatile mounting system
Protection can be added as needed
Environmentally sealed protection
The DTerminator 2 PTB/PTX/PTP pedestal-
mounted terminal block systems utilize Tyco
Electronics’ revolutionary GelGuard gel sealing
technology to environmentally protect the wire
connections. Three models have been designed.
The DTerminator 2 PTB terminal block offers
enhanced characteristics with a versatile
mounting system suitable for attachment to
any pedestal faceplate. This model cannot
be protected.
The DTerminator 2 PTX upgradable terminal
block includes a grounding strip. Although it is an
unprotected model, the PTX driver modules can
be easily replaced in the field with protected
driver modules, creating a protected pair unit
when needed.
The DTerminator 2 PTP protected terminal block
contains driver modules with environmentally
sealed circuit protectors. Each connection is
protected by a three-element gas discharge tube.
TELECOM OUTSIDE PLANT
WinCE starts slowly
It will take a long time after Log2Phys: Logical 0x500 -> Physical 0x900 to reach System ready!...
Alan1987 Embedded System
[FPGA Tips] How fast is three-level logic? How to calculate?
wHow fast is 3- level logic? wThe wiring delay can be roughly estimated to be equal to the logic delay—The latency of the slice below is Tilo , the latency from F, G through the LUT outputTCKO, clock-...
eeleader FPGA/CPLD
Verilog Syntax Summary
1: Basic variables in Verilog are wire net type and register type. Wire net type variables are synthesized into wires, while registers may be synthesized into wires, latches, and flip-flops. 2: Mappin...
eeleader FPGA/CPLD
Is everyone busy lately?
No new opinions were expressed....
eeleader Talking about work
[TI's First Low Power Design Contest] FR5969 LaunchPad Resource List
[i=s]This post was last edited by luyongcdpj on 2014-10-18 07:06[/i] Add it to the project and you can check it anytime without having to cut it out to look at the schematic. I feel that this chip has...
luyongcdpj Microcontroller MCU
How to change the library file in the schematic diagram in orcad?
The first method: edit the library file directly in the schematic diagram, and then update it to the schematic diagram. The operation is as follows: The first step is to select the component you want ...
凡亿教育 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2478  949  158  347  2422  50  20  4  7  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号