DFYKR836CR881HHA datasheet, PDF

DFYKR836CR881HHA: DescriptionAntenna Support Circuit, 824MHz Min, 849MHz Max; CategoryWireless rf/communication Radio frequency and microwave; File Size56KB，1 Pages; ManufacturerMurata; Websitehttps://www.murata.com

Download Datasheet Parametric View All

DFYKR836CR881HHA Overview

Antenna Support Circuit, 824MHz Min, 849MHz Max

Parameter Name	Attribute value
Reach Compliance Code	unknown
bandwidth	25 MHz
Omnidirectional	NO
Maximum operating frequency	849 MHz
Minimum operating frequency	824 MHz
polarization	LINEAR
RF/Microwave Device Types	ANTENNA SUPPORT CIRCUIT
Maximum transmission power	10 W
Maximum voltage standing wave ratio	2
Base Number Matches	1

MSP430 Common Errors and Solutions: [size=16px][b]1. Set the number of characters for the Tab key indentation of IAR software[/b][/size] [size=16px] Method: Tools-Options-Editor-Tab Size, change the number at the end as usual.[/size] [s...; qinkaiabc Microcontroller MCU

Zigbee address allocation: Is the address of Zigbee automatically assigned or self-assigned? Can the other two terminal devices transmit information through the router?...; hytz845 RF/Wirelessly

I also sell a few books. Check to see if there are any books you need that have already been published.: [i=s]This post was last edited by wlzeagle on 2014-11-3 17:04[/i] As shown below:100 does not include postage, does anyone want it?...; wlzeagle Buy&Sell

2020 National College Student Electronics Contest Test Questions: ...; gmchen Electronics Design Contest

Glowing bicycle tires: In order to make cycling safer at night, designer James Tristram added some LED lights to the tires. They can light up directly by the rotation of the wheels, emitting a red or blue halo, and can be c...; xyh_521 Creative Market

When designing a CPLD using a schematic, will the use of two NOT gates be optimized away?: I have just learned CPLD/FPGA. During the schematic design process, I want to implement a delay function and use two NOT gates. Now the question is, will the use of two NOT gates be optimized out duri...; U201015703 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components