DPS2MK32MKV3-45B datasheet, PDF

Datasheet> All Categories > storage> storage> DPS2MK32MKV3-45B

DPS2MK32MKV3-45B: DescriptionSRAM Module, 2MX32, 45ns, CMOS, CPGA66, 1.190 X 1.190 INCH, 0.660 INCH HEIGHT, VERSA STACK, CERAMIC, PGA-66; Categorystorage storage; File Size610KB，6 Pages; ManufacturerB&B Electronics Manufacturing Company

Download Datasheet Parametric View All

DPS2MK32MKV3-45B Overview

SRAM Module, 2MX32, 45ns, CMOS, CPGA66, 1.190 X 1.190 INCH, 0.660 INCH HEIGHT, VERSA STACK, CERAMIC, PGA-66

DPS2MK32MKV3-45B Parametric

Parameter Name	Attribute value
Parts packaging code	PGA
package instruction	PGA,
Contacts	66
Reach Compliance Code	unknown
ECCN code	3A001.A.2.C
Maximum access time	45 ns
Other features	USER CONFIGURABLE AS 8M X 8
Spare memory width	16
JESD-30 code	S-CPGA-P66
memory density	67108864 bit
Memory IC Type	SRAM MODULE
memory width	32
Number of functions	1
Number of ports	1
Number of terminals	66
word count	2097152 words
character code	2000000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	2MX32
Output characteristics	3-STATE
Exportable	YES
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	PGA
Package shape	SQUARE
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
Certification status	Not Qualified
Maximum seat height	16.764 mm
Minimum standby current	2 V
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	PERPENDICULAR
Base Number Matches	1

Preview

Download Datasheet

View All

8Mx8/4Mx16/2Mx32, 20 - 45ns, PGA

30A128-18

64 Megabit High Speed CMOS SRAM

DPS2MK32MKV3

PRELIMINARY

DESCRIPTION:

The DPS2MK32MKV3 ‘’VERSA-STACK’’ module is a

revolutionary new high speed memory subsystem using

Dense-Pac Microsystems’ ceramic Stackable Leadless Chip

Carriers (SLCC) mounted on a co-fired ceramic substrate. It

offers 64 Megabits of SRAM in a package envelope of 1.190 x

1.190 x 0.660 inches.

The DPS2MK32MKV3 contains sixteen individual 512K x 8

SRAMs, packaged in their own hermetically sealed SLCCs

making the module suitable for commercial, industrial and

military applications.

By using SLCCs, the ‘’Versa-Stack’’ family of modules offers a

higher board density of memory than available with

conventional through-hole, surface mount, module, or hybrid

techniques.

FEATURES:

•

Organizations Available:

READ:

WRITE:

FUNCTIONAL BLOCK DIAGRAM

2 Meg x 32

2 Meg x 32, 4 Meg x 16

or 8 Meg x 8

•

Access Times:

20*, 25, 35, 45ns

•

Fully Static Operation

- No clock or refresh required

•

Low Power Dissipation

•

Single +5V Power Supply,

•

±10%

Tolerance

TTL Compatible

Common Data Inputs and Outputs

Low Data Retention Current

66-Pin PGA Special ‘’VERSA-STACK’’

Package with Compatable Footprint

Commercial and Industrial only.

PIN-OUT DIAGRAM

PIN NAMES

A0 - A18

I/O0 - I/O31

CE0 - CE3

WE0 - WE3

N.C.

Address Inputs

Data Input/Output

Low Chip Enables

Write Enables

Output Enable

Power (+5V)

Ground

No Connect

30A128-18

REV. A

This document contains information on a product that is currently released

to production at Dense-Pac Microsystems, Inc. Dense-Pac reserves the

right to change products or specifications herein without prior notice.

Recommended Resources

Nickel cadmium battery charger circuit diagram

STK0039 power amplifier circuit diagram

Ultrasonic remote control circuit diagram

Circuit diagram of using SG3525A double-ended output to drive MOS power tube

Inductive anti-theft alarm

555 phase pulse motor phase failure protector circuit

A little question about hw_memmap.h: #define FLASH_BASE 0x00000000 // FLASH memory#define SRAM_BASE 0x20000000 // SRAM memory#define WATCHDOG0_BASE 0x40000000 // Watchdog0#define WATCHDOG1_BASE 0x40001000 // Watchdog1#define GPIO_PORTA_B...; academic Microcontroller MCU

How to design LED lighting?: [p=22, null, left][color=rgb(60, 60, 60)][font=微软雅黑, Tahoma,]1. The emergence of LED has broken the design methods and ideas of traditional light sources. There are currently two latest design concept...; qwqwqw2088 LED Zone

The code to be run by the CPU needs to be stored in the ROM, but can the ROM be read and written when it is powered on?: I found a contradiction. The code to be run by the CPU when it is powered on needs to be stored in the ROM. However, the reading and writing of the ROM generally requires the CPU to be initialized. Th...; 0442323 Embedded System

DE1-SoC ARM CPU clock frequency: Development board: Terasic DE1-SoC, main chip: Cyclone V What is the CPU clock of the arm core on the development board? ?...; 全部都是泡馍 FPGA/CPLD

Solution to the "Failed to get BP addr" error in C5509 programming in DSP: When burning the program to TI's 5509a, I encountered the problem of "Failed to get BP addr". The cause and solution of the problem are as follows: 1. The installation program for burning the plug-in ...; Jacktang DSP and ARM Processors

TL431 as a voltage regulator: To power a TLC555, use TL431 to make a small power supply. The schematic diagram comes from the TL431 chip manual. How to calculate the output current of this power supply...; S3S4S5S6 Analog electronics

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components