D350CH26ED5 datasheet, PDF - EEWORLD Datasheet

D350CH26ED5: DescriptionSilicon Controlled Rectifier, 2177 A, 2600 V, SCR; CategoryAnalog mixed-signal IC Trigger device; File Size273KB，5 Pages; ManufacturerIXYS

Download Datasheet Parametric View All

D350CH26ED5 Overview

Silicon Controlled Rectifier, 2177 A, 2600 V, SCR

Parameter Name	Attribute value
package instruction	DISK BUTTON, O-CEDB-N2
Reach Compliance Code	unknown
Other features	FAST
Nominal circuit commutation break time	100 µs
Configuration	SINGLE
Critical rise rate of minimum off-state voltage	100 V/us
Maximum DC gate trigger current	300 mA
Maximum DC gate trigger voltage	3 V
JESD-30 code	O-CEDB-N2
Number of components	1
Number of terminals	2
Package body material	CERAMIC, METAL-SEALED COFIRED
Package shape	ROUND
Package form	DISK BUTTON
Certification status	Not Qualified
Maximum rms on-state current	2177 A
Maximum repetitive peak off-state leakage current	100000 µA
Off-state repetitive peak voltage	2600 V
Repeated peak reverse voltage	1300 V
surface mount	YES
Terminal form	NO LEAD
Terminal location	END
Trigger device type	SCR
Base Number Matches	1

Problems with CD4046 Phase-Locked Loop: Does the CD4046 phase-locked loop input have to be a square wave? Is a rectangular wave not OK? In other words, does the duty cycle of the input signal have to be 50%?...; dzkjdx Analog electronics

PCB panelization: The so-called jigsaw puzzle, as the name suggests, is to put several boards together. There are two main points here: 1. Because some PCBs are too small, it is inconvenient to produce, it takes a lot ...; qwqwqw2088 PCB Design

RPG game ported using RP2040 and MicroPython: RPG game ported using RP2040 and MicroPython...; dcexpert MicroPython Open Source section

Green Frog - Is Flair so magical?: "The green frog (the environmentally friendly green Flyer) came, drove away the Santana, and pissed off the 328 (tricycle)." Is Flyer so magical in Beijing? Has anyone bought a "Flyer"? How is it?...; 1ying Automotive Electronics

For large project files containing nios, timing constraints, and layout and routing, modify the internal module names and some variable names.: I modified the internal module names and some variable names of a large project file containing nios, timing constraints, and layout and routing. After compiling and synthesizing, a lot of problems oc...; FPGA菜鸡 FPGA/CPLD

[Questions about cmd file address allocation, please help]: I recently created a new project, and there are always warnings when compiling. I think there is something wrong with the cmd file, so I have to learn about cmd files. Now I have a question that I wou...; jonny0811 Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components