DBDF-M37SFBTC-L datasheet, PDF

DBDF-M37SFBTC-L: DescriptionD Subminiature Connector; CategoryThe connector The connector; File Size515KB，2 Pages; ManufacturerAmtek Technology Co., Ltd.; Environmental Compliance

Download Datasheet Parametric View All

DBDF-M37SFBTC-L Overview

D Subminiature Connector

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Reach Compliance Code	unknown
ECCN code	EAR99
Connector type	D SUBMINIATURE CONNECTOR
Contact to complete cooperation	NOT SPECIFIED
Contact material	COPPER ALLOY
Manufacturer's serial number	DBDF
Base Number Matches	1

430G2553ADC10ADC10MEM register automatically clears: [i=s] This post was last edited by 多大点事er on 2016-5-31 19:39 [/i] I imitated the example program to do a temperature detection. The configuration of ADC10 was basically unchanged. I just changed one c...; 多大点事er Microcontroller MCU

Students who chose control in the 2017 national competition come in and discuss: I looked at the component list and saw that the car is described as a remote-controlled car, not an electric car. So I can be sure that it will not be a question about a smart car or an airplane. Then...; 吾C杰 Electronics Design Contest

TMS320C66x study notes on algorithm operation time measurement: There are two most commonly used methods for measuring algorithm running time during TI CCS platform DSP development. One is more convenient to use in projects with SYS/BIOS system, and the other is u...; Jacktang DSP and ARM Processors

Sandwich resistor structure and its application: [p=30, null, left][color=rgb(17, 17, 17)][font=宋体][font=Verdana]In the design of analog circuits, a special sandwich resistor is often used, but there is little introduction to this resistor. This pap...; fish001 Analogue and Mixed Signal

I use the io port to simulate i2c, and can only read but not write to e2prom. What's going on?: It can be read, which means there is no problem with writing and reading eight bits, and the logic is correct....; wly2018 Embedded System

Verilog implementation of dct (Part 3): Verilog implementation of dct (Part 3)...; 247153481 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY