BU-65743FD-490S datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BU-65743FD-490S

BU-65743FD-490S: DescriptionMil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP80, 0.890 X 0.890 INCH, 0.130 INCH HEIGHT, CERAMIC, QFP-80; CategoryThe embedded processor and controller Microcontrollers and processors; File Size2MB，77 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BU-65743FD-490S Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP80, 0.890 X 0.890 INCH, 0.130 INCH HEIGHT, CERAMIC, QFP-80

BU-65743FD-490S Parametric

Parameter Name	Attribute value
package instruction	QFF,
Reach Compliance Code	compliant
Other features	LG-MAX; WD-MAX
Address bus width	32
boundary scan	YES
Bus compatibility	PCI
letter of agreement	MIL-STD-1553A; MIL-STD-1553B; MCAIR; STANAG-3838
Data encoding/decoding methods	BIPH-LEVEL(MANCHESTER)
Maximum data transfer rate	0.125 MBps
External data bus width	32
JESD-30 code	S-CQFP-F80
length	22.606 mm
low power mode	YES
Number of serial I/Os	2
Number of terminals	80
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QFF
Package shape	SQUARE
Package form	FLATPACK
Filter level	MIL-PRF-38534
Maximum seat height	3.302 mm
Maximum supply voltage	3.45 V
Minimum supply voltage	3.15 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal form	FLAT
Terminal pitch	1.016 mm
Terminal location	QUAD
width	22.606 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553
Base Number Matches	1

Preview

Download Datasheet

View All

BU-65743/65843/65863/65864

PCI MINI-ACE

MARK3 AND

Make sure the next

Card you purchase

has...

PCI MICRO-ACE

*-TE

FEATURES

•

32-Bit/33MHz, 3.3Volt, PCI Target

Interface

•

Fully Integrated 1553A/B Notice 2,

1760, McAir, STANAG 3838 Interface

Terminal

•

All +3.3V Operation or +3.3V Logic

and +5V Transceivers

•

0.88 inch square, 80-Pin CQFP (PCI

Mini-ACE Mark3) or 0.80 inch square

324 ball BGA (PCI Micro-ACE TE)

•

Compatible with PCI Enhanced Mini-

ACE, Enhanced Mini-ACE, Mini-ACE

and ACE Generations

•

Choice of :

RT only with 4K RAM (BU-65743)

- BC/RT/MT with 4K RAM (BU-65843)

- BC/RT/MT with 64K RAM, and RAM

Parity (BU-65863, BU-65864)

•

Sleep Mode Option

•

Choice of 10, 12, 16, or 20 MHz 1553

Clock

•

Highly Autonomous BC with Built-In

Message Sequence Control:

- Frame Scheduling

- Branching

- Asynchronous Message Insertion

- General Purpose Queue

- User-defined Interrupts

•

Advanced RT Functions

- Global Circular Buffering

- Interrupt Status Queue

- 50% Circular Buffer Rollover

Interrupts

•

Selective Message Monitor or

RT/Monitor

FOR MORE INFORMATION CONTACT:

DESCRIPTION

The PCI Mini-ACE Mark3/Micro-ACE TE family of MIL-STD-1553 terminals

provides a complete interface between a 32-Bit/33Mhz 3.3V signaling PCI Bus

and a MIL-STD-1553 bus. These terminals integrate dual transceiver, protocol

logic, and 4K or 64K words of RAM, all of which can be powered from 3.3V.

With a 0.88-inch square package, the PCI Mini-ACE Mark3 is the smallest

ceramic CQFP PCI 1553 solution available. The 0.80-inch square 324 ball BGA

PCI Micro-ACE TE has an even smaller footprint, but has a more restricted

operating temperature range. Both are 100% software compatible with the

larger PCI Enhanced Mini-ACE and add TAG_CLK inputs. The TAG_CLK input

allows a software selectable external time tag clock input. Both parts are avail-

able with a choice of either 3.3V transceivers or 5V transceivers.

The PCI Micro-ACE TE has a more restricted set of options compared to the

PCI Mini-ACE Mark3. Please consult the ordering information at the rear of the

data sheet to see which options are available. In addition, the PCI Micro-ACE

TE adds RTBOOT and 1553 clock select inputs for applications which must

boot into RT mode with Busy bit set.

The PCI Mini-ACE Mark3/Micro-ACE TE is nearly 100% software compatible

with the Enhanced Mini-ACE and previous generation Mini-ACE terminals. The

PCI interface to this terminal is not 5V tolerant.

Multiprotocol support of MIL-STD-1553A/B and STANAG 3838, including

Mark3 versions incorporating McAir compatible transmitters, is provided. There

is a choice of 10, 12, 16, or 20 MHz 1553 clocks. The BC/RT/MT versions with

64K words of RAM include built-in RAM parity checking.

BC features include a built-in message sequence control engine, with a set of

20 instructions. This provides an autonomous means of implementing multi-

frame message scheduling, message retry schemes, data double buffering,

asynchronous message insertion, and reporting to the host CPU.

The PCI Mini-ACE Mark3 and Micro-ACE TE RT offer single and circular sub-

address buffering schemes, along with a global circular buffering option, 50%

rollover interrupt for circular buffers, and an interrupt status queue.

FOR MORE INFORMATION CONTACT:

Technical Support:

1-800-DDC-5757 ext. 7771

Technical Support:

1-800-DDC-5757 ext. 7771

Data Device Corporation

105 Wilbur Place

Bohemia, New York 11716

631-567-5600 Fax: 631-567-7358

www.ddc-web.com

The technology used in DDC’s Micro-ACE series of products may be

subject to one or more patents pending.

All trademarks are the property of their respective owners.

2003 Data Device Corporation

Recommended Resources

CPU power supply circuit using RT9245 chip

Sensor alarm circuit

Y- buck start control circuit using redundant contacts of time relay

555 active photoelectron target circuit

Structure diagram of LDl001

forward converter circuit

Analog Electronics Course Selection Test: Watch the courses on the course list...; amperhong TI Technology Forum

About SPI mode setting: For SPI communication, there are only four pins: MOSI, MISO, CS, and CLK. SPI has four modes. So how do you set the various modes when using SPI? There are no clock polarity and phase pins?...; shijizai 51mcu

[FPGA Design Tips] Several concepts about FPGA clocks: delay, intermediate state and speed: InWhen the delay of data transfer between registers exceeds one clock cycle, the downstream register cannot sample the upstream data given in the current clock cycle in the next clock cycle, and an er...; eeleader FPGA/CPLD

Is there anyone who has ported the FLASH player to WINCE?: As the title says, if anyone has this question, please contact QQ: 414858335...; eddy326 Embedded System

Summary of works participating in the "Willful DIY" activity: [font=微软雅黑][size=3]This post is a collection of works participating in the "任性DIY" event. If you haven't participated in the event yet, hurry up and join us! [/size][/font][font=微软雅黑][size=3] [/size][...; eric_wang DIY/Open Source Hardware

[Sipeed LicheeRV 86 Panel Review] 14. lvgl displays images and local time: [i=s]This post was last edited by sonicfirr on 2022-4-25 21:03[/i]This article records the process of using the lvgl framework to display pictures, and also obtains the local time of the system and di...; sonicfirr Domestic Chip Exchange

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components