EEWORLDEEWORLDEEWORLD

Part Number

Search

06031A120JA77A

Description
Ceramic Capacitor, Multilayer, Ceramic, 100V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.000012uF, Surface Mount, 0603, CHIP
CategoryPassive components    capacitor   
File Size1MB,75 Pages
ManufacturerAVX
Environmental Compliance  
Download Datasheet Parametric View All

06031A120JA77A Overview

Ceramic Capacitor, Multilayer, Ceramic, 100V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.000012uF, Surface Mount, 0603, CHIP

06031A120JA77A Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
package instruction, 0603
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.000012 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high0.9 mm
JESD-609 codee4
length1.6 mm
Manufacturer's serial number0603
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingBULK CASSETTE
positive tolerance5%
Rated (DC) voltage (URdc)100 V
seriesSIZE(C0G)
size code0603
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceGold (Au)
Terminal shapeWRAPAROUND
width0.81 mm
Base Number Matches1
A KYOCERA GROUP COMPANY
AVX
Surface Mount
Ceramic Capacitor Products
Various amplifier circuit designs
Various amplifier circuit designs and related parameter configurations, I hope it will be helpful to you. [url]https://download.eeworld.com.cn/download/zhaoshengqiqiqi/551218[/url]...
快羊加鞭 Download Centre
I suspect the STM32F103VET6 I bought is a refurbished product.
I recently bought a few STM32F103VET6 chips on Taobao. After soldering them on the board, I found that the PD8 pin was invalid as a GPIO pull-up input, and the read level was always high. After changi...
mef575 stm32/stm8
Advertising lights
[align=center][align=center][size=3][font=宋体]4. Shift the advertising light left and right[/font][/size][/align][/align][size=3][font=宋体]1. Experimental task[/font][/size] [size=3][font=宋体]Shift a sin...
liuyong1989 Power technology
Using PLD internal phase-locked loop to solve system design problems
[b]Abstract: [/b]From the perspective of the entire application system, understand and analyze the phase-locked loop inside the PLD; on this basis, deeply analyze the phase-shift structure of the phas...
呱呱 FPGA/CPLD
I heard there are a lot of talented people here ~ I came here to ask for help! ! ! ! ! ! ! ! ! ! ! !
It's about a digital password lock made with vhdl. The specific requirements are as follows: 1. 4-digit password decimal number (0-9) 2. Password setting key, unlock key, clear screen key 3. Display: ...
clnemo Embedded System
20 analog circuits that engineers should master
Take a look See how much you know...
heningbo Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 817  1036  65  1184  689  17  21  2  24  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号