531DB17M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531DB17M0000DGR

531DB17M0000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 17MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531DB17M0000DGR Overview

CMOS/TTL Output Clock Oscillator, 17MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531DB17M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	17 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

BU1301F (TV and VCR) infrared remote control transmitter circuit

Temperature control circuit connection circuit diagram b

Connection method between low-power 8-channel serial 10-bit AD conversion chip MAX149 and TMS320 series microcontroller

6W stereo low frequency integrated amplifier circuit diagram

Fully integrated 16-channel remote control system

555 fatigue level tester circuit

Question about the delay circuit composed of transistors and capacitors: As shown in the delay circuit, after power-on stabilization: 1. Isn't the voltage at point A 12V? 2. Isn’t the voltage at point B 12-0.7=11.3V? Why are the simulated values of the voltage at points A ...; xiaxingxing Analog electronics

[Overtime Award Ceremony] One Webench design per day, see who can last 30 days?: Event details: [url=https://bbs.eeworld.com.cn/TI/20131115webench/index.html]>>One Webench design per day, see who can last 30 days? [/url] Event overtime details: [url=https://bbs.eeworld.com.cn/thre...; EEWORLD社区 Analogue and Mixed Signal

WinCE 6.0 RIL layer driver development: Hello everyone. I am a novice in CE6.0 RIL layer development. I have a few questions: 1. Does the encapsulation of TCP/IP data work on the upper layer of the RIL layer. That is to say, when I use Sock...; chenls Embedded System

CANoe CAPL Reference Manual Download: Most people who are engaged in CAN bus development and testing will use the CANoe tool. CAPL is used to write node simulation programs in CANoe. This document provides a good reference tutorial for be...; fy6033093 Automotive Electronics

Ask a question, how to include an existing directory in the project: I have created two directories in the project directory, one for library files and the other for another library file. They are both C files and are used in the project. How can I package these two di...; bxli stm32/stm8

How to #improt an ActiveX control: I'm a newbie, and I'd like to ask the experts how to #improt an ActiveX control. The main thing is that I don't know how to use my own control in the code after #improt. Thank you for your advice, it'...; cwyun Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components