EEWORLDEEWORLDEEWORLD

Part Number

Search

71V3556SA166BG

Description
PBGA-119, Tray
Categorystorage    storage   
File Size615KB,26 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

71V3556SA166BG Online Shopping

Suppliers Part Number Price MOQ In stock  
71V3556SA166BG - - View Buy Now

71V3556SA166BG Overview

PBGA-119, Tray

71V3556SA166BG Parametric

Parameter NameAttribute value
Brand NameIntegrated Device Technology
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codePBGA
package instructionBGA, BGA119,7X17,50
Contacts119
Manufacturer packaging codeBG119
Reach Compliance Codenot_compliant
ECCN code3A991.B.2.A
Samacsys DescriptionPBGA 14. X 22.0 MM X 1.27 MM PITCH
Maximum access time3.5 ns
Maximum clock frequency (fCLK)166 MHz
I/O typeCOMMON
JESD-30 codeR-PBGA-B119
JESD-609 codee0
length22 mm
memory density4718592 bit
Memory IC TypeZBT SRAM
memory width36
Humidity sensitivity level3
Number of functions1
Number of terminals119
word count131072 words
character code128000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize128KX36
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA119,7X17,50
Package shapeRECTANGULAR
Package formGRID ARRAY
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)225
power supply3.3 V
Certification statusNot Qualified
Maximum seat height2.36 mm
Maximum standby current0.04 A
Minimum standby current3.14 V
Maximum slew rate0.35 mA
Maximum supply voltage (Vsup)3.465 V
Minimum supply voltage (Vsup)3.135 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn63Pb37)
Terminal formBALL
Terminal pitch1.27 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature20
width14 mm
Base Number Matches1
IDT71V3556S/XS
128K x 36, 256K x 18
3.3V Synchronous ZBT SRAMs
IDT71V3558S/XS
3.3V I/O, Burst Counter
IDT71V3556SA/XSA
Pipelined Outputs
IDT71V3558SA/XSA
Features
128K x 36, 256K x 18 memory configurations
Supports high performance system speed - 200 MHz (x18)
(3.2 ns Clock-to-Data Access)
Supports high performance system speed - 166 MHz (x36)
(3.5 ns Clock-to-Data Access)
ZBT
TM
Feature - No dead cycles between write and read
cycles
Internally synchronized output buffer enable eliminates the
need to control
OE
Single R/W (READ/WRITE) control pin
Positive clock-edge triggered address, data, and control
signal registers for fully pipelined applications
4-word burst capability (interleaved or linear)
Individual byte write (BW
1
-
BW
4
) control (May tie active)
Three chip enables for simple depth expansion
3.3V power supply (±5%), 3.3V I/O Supply (V
DDQ)
Optional- Boundary Scan JTAG Interface (IEEE 1149.1
compliant)
Packaged in a JEDEC standard 100-pin plastic thin quad
flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch
ball grid array (fBGA)
The IDT71V3556/58 are 3.3V high-speed 4,718,592-bit (4.5 Mega-
bit) synchronous SRAMS. They are designed to eliminate dead bus
cycles when turning the bus around between reads and writes, or
writes and reads. Thus, they have been given the name ZBT
TM
, or
Zero Bus Turnaround.
Address and control signals are applied to the SRAM during one
clock cycle, and two cycles later the associated data cycle occurs, be
it read or write.
The IDT71V3556/58 contain data I/O, address and control signal
registers. Output enable is the only asynchronous signal and can be
used to disable the outputs at any given time.
A Clock Enable (CEN) pin allows operation of the IDT71V3556/58
to be suspended as long as necessary. All synchronous inputs are
ignored when (CEN) is high and the internal device registers will hold
their previous values.
There are three chip enable pins (CE
1
, CE
2
,
CE
2
) that allow the
user to deselect the device when desired. If any one of these three are
not asserted when ADV/LD is low, no new memory operation can be
initiated. However, any pending data transfers (reads or writes) will be
completed. The data bus will tri-state two cycles after chip is deselected
or a write is initiated.
Description
Pin Description Summary
A
0
-A
17
CE
1
, CE
2
,
CE
2
OE
R/W
CEN
BW
1
,
BW
2
,
BW
3
,
BW
4
CLK
ADV/LD
LBO
TMS
TDI
TCK
TDO
TRST
ZZ
I/O
0
-I/O
31
, I/O
P1
-I/O
P4
V
DD
, V
DDQ
V
SS
Address Inputs
Chip Enables
Output Enable
Read/Write Signal
Clock Enable
Individual Byte Write Selects
Clock
Advance burst address / Load new address
Linear / Interleaved Burst Order
Test Mode Select
Test Data Input
Test Clock
Test Data Output
JTAG Reset (Optional)
Sleep Mode
Data Input / Output
Core Power, I/O Power
Ground
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Output
Input
Input
I/O
Supply
Supply
Synchronous
Synchronous
Asynchronous
Synchronous
Synchronous
Synchronous
N/A
Synchronous
Static
Synchronous
Synchronous
N/A
Synchronous
Asynchronous
Synchronous
Synchronous
Static
Static
5281 tbl 01
JANUARY 2015
1
©
2015 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
DSC-5281/12
Who has used the ftdi_ser.dll driver?
The USB to serial port converter works fine under ce5, but not when I switch to ce6. It doesn't work whether I import the registry or install the inf file. The driver won't install at all... The instr...
zhiying Embedded System
EEWORLD University - Amplifier Design in Test and Measurement
Amplifier Design in Test and Measurement : https://training.eeworld.com.cn/course/5700...
hi5 Test/Measurement
Arm selection
Hello everyone, I want to do an embedded ARM development to realize a simple routing project. Now I am racking my brains over the selection of ARM. Do you have any good suggestions for my reference? I...
1984dlq ARM Technology
A random question in a picture
[i=s] This post was last edited by shaorc on 2017-12-19 09:28 [/i] [Ask if you don't understand] The picture shows an infrared detection alarm circuit that I searched for. U1 and U2 are both lm358 (on...
shaorc Power technology
Looking for a grace software for MSP430, used by IAR
Who has the latest grace software? I can’t download it from the official website....
gameboy22 Microcontroller MCU
EEWORLD University----CC3220SF WiFi HomeKit?Demo
CC3220SF WiFi HomeKit? Demo : https://training.eeworld.com.cn/course/4082...
hi5 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2189  2906  2271  1702  2367  45  59  46  35  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号