530FA246M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530FA246M000DGR

530FA246M000DGR: DescriptionLVDS Output Clock Oscillator, 246MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FA246M000DGR Overview

LVDS Output Clock Oscillator, 246MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FA246M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	246 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

One of the light control switch circuits controlled by flashlight

5V, 1A uninterruptible power supply circuit diagram

Crystal diode-capacitor double boost circuit (1)

DC-DC converter circuit diagram composed of LT1072

Universal sine wave converter circuit diagram

VHF antenna amplifier circuit

LPC43xx dual BANK flash IAP update program: I want to use IAP instructions to upgrade the firmware. However, how to use IAP to update dual-BANK FLASH chips such as LPC43xx? What I mean is that the program code has only one BIN file, but this BI...; jplzl10000 NXP MCU

RL78/G12 serial port receiving problem: I use RL78/G12 to receive serial data, and use CS+ development environment to generate serial data receiving and sending functions directly with CS+ code generator. During the test, I found that when ...; ccmc Renesas Electronics MCUs

Brothers, don't miss any opportunity to become smarter, let women all get Alzheimer's disease~ ~ (Repost): I was wondering why I have become smarter recently, so this is what happened:Laugh:...; mmmllb Talking

Is the AD7705 software reset unreliable?: The drdy pin of AD7705 hardware is floating. Software reset is selected and sampling is done once in 0.1S. It is reset before each sampling. However, after running for a period of time, AD7705 stops w...; wanghlady ADI Reference Circuit

Economical pocket oscilloscope operation interface evaluation demonstration program (picture + executable file): I have finally finished the first draft of this pocket oscilloscope operation interface evaluation demonstration program that can be simulated and run on a PC. I am now handing it over for your commen...; wood88 DIY/Open Source Hardware

【TI video sharing】Application of TI analog and logic products in tablet solutions (Part 1): TI is the source of logic ICs, including switches, conversions, IC, interfaces, small-size logic devices, gates, inverters, flip-flops, and FIFOs. What logic devices are used in tablet solutions? TI e...; 德州仪器_视频 Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components