EEWORLDEEWORLDEEWORLD

Part Number

Search

PHE426JB6680JR06

Description
CAPACITOR, METALLIZED FILM, POLYPROPYLENE, 100 V, 0.01 uF, THROUGH HOLE MOUNT
CategoryPassive components   
File Size98KB,12 Pages
ManufacturerETC
Download Datasheet Parametric View All

PHE426JB6680JR06 Online Shopping

Suppliers Part Number Price MOQ In stock  
PHE426JB6680JR06 - - View Buy Now

PHE426JB6680JR06 Overview

CAPACITOR, METALLIZED FILM, POLYPROPYLENE, 100 V, 0.01 uF, THROUGH HOLE MOUNT

PHE426JB6680JR06 Parametric

Parameter NameAttribute value
Maximum operating temperature85 Cel
Minimum operating temperature-55 Cel
negative deviation5 %
positive deviation5 %
Rated DC voltage urdc100 V
Processing package descriptionRADIAL LEADED, ROHS COMPLIANT
Lead-freeYes
EU RoHS regulationsYes
stateACTIVE
terminal coatingTIN
Installation featuresTHROUGH HOLE MOUNT
Manufacturer SeriesPHE426
capacitance0.0100 uF
packaging shapeRECTANGULAR PACKAGE
Capacitor typeMETALLIZED FILM
Terminal shapeWIRE
dielectric materialsPOLYPROPYLENE
PHE426
• Single metallized film pulse capacitor, polypropylene dielectric
• According to IEC 60384-16, grade 1.1
L
B
TYPICAL APPLICATIONS
Pulse operation in SMPS, TV, monitor,
electrical ballast and other high frequency
applications demanding stable operation.
CONSTRUCTION
Polypropylene film capacitor with vacuum
evaporated aluminum electrodes. Radial
leads of tinned wire are electrically welded
to the contact metal layer on the ends of
the capacitor winding. Encapsulation in
self-extinguishing material meeting the
requirements of UL 94V-0.
H
0.5
p
d
b
l
TECHNICAL DATA
Rated voltage U
R
, VDC
Rated voltage U
R
, VAC
Capacitance range, µF
100
63
0.001
–0.15
250
160
0.001
–20
300
160
0.033
–12
400
220
0.001
–6.8
630
250
0.001
–3.9
1000
250
0.0033
–1.5
5.0
7.5
10.0
15.0
22.5
27.5
37.5
p
±
±
±
±
±
±
±
0.4
0.4
0.4
0.4
0.4
0.4
0.5
d
0.5
0.6
0.6
0.8
0.8
0.8
1.0
std I max I
5
-1
5
-1
5
-1
6
-1
6
-1
6
-1
6
-1
30
30
30
30
30
30
30
b
± 0.4
± 0.4
± 0.4
± 0.4
± 0.4
± 0.4
± 0.7
Capacitance values
Capacitance tolerance
Category temperature range
Rated temperature
Voltage derating
In accordance with IEC E12 series
±5%, other tolerances on request
–55 ... +105°C
+85°C
The rated voltage is decreased with 1.3%/°C
between +85°C and +105°C.
IEC 60068-1, 55/105/56/B
Category B according to IEC 60065
dU/dt according to article table
For peak to peak voltages lower than rated voltage
(U
PP
< U
R
), the specified dU/dt can be multiplied by
the factor U
R
/U
PP.
–200 (+50, –100) ppm/°C (at 1 kHz)
Approximately 6 nH/cm for the total length of
capacitor winding and the leads.
Maximum values at +23°C
C
0.1 µF 0.1µF < C
1.0 µF C > 1.0 µF
1 kHz
0.05%
10 kHz
100 kHz 0.25%
0.05%
0.10%
0.10%
Climatic category
Passive flammability
Maximum pulse steepness:
Temperature coefficient
Self-inductance
Dissipation factor tanδ
δ
Insulation resistance
Measured at +23°C, 100 VDC 60 s for U
R
< 500
VDC and at 500 VDC for U
R
500 VDC
Between terminals:
C
0.33 µF:
100 000 MΩ
C > 0.33 µF:
30 000 s
Between terminals and case:
100 000 MΩ.
207
My LM3S811 Exploration Journey (First)
After receiving the lucky development board from eeworld, I was excited and stressed at the same time. I was lucky to get the development board, so I had to make something to share with everyone, and ...
雨夏 Microcontroller MCU
Please help me, great gods
I want to make a running hour meter recently, which requires a TCP/IP interface and LCD display (0801). Which microcontroller is more suitable? Is there anything I need to pay attention to when design...
刘小凯 Industrial Control Electronics
Embedded related physical books
Where can I buy physical books related to embedded systems in Chengdu? I always feel that electronic documents are hard to read....
eadou Embedded System
compile u-boot for beaglebone
Although Beaglebone has tools for making u-boot and kernel , modules cannot be added through tools during driver development, so we still need to compile u-boot and kernel, which involves environment ...
youyou_hu111 DSP and ARM Processors
Learn FPGA from Teacher Xia (8) The difference between reg and wire in Verilog
[flash]http://www.tudou.com/v/cz6jBcsFzSQ/v.swf[/flash]...
soso FPGA/CPLD
How to send a frame of data from low to high byte by byte?
After the data is framed, one frame contains 8 bytes, a total of 64 bits, fram[63 0]. Originally, it is sent from high to low, from fram[63] to fram[0] in order, and only one counter is needed. Now if...
scyshuier FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 585  600  408  894  244  12  13  9  18  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号