530HB171M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530HB171M000DGR

530HB171M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 171MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530HB171M000DGR Overview

CMOS/TTL Output Clock Oscillator, 171MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530HB171M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	171 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Circuit for converting 3-digit BCD code to analog level

Current source circuit diagram

Simple multi-waveform generator circuit diagram

Photodiode pollution gas detection circuit

12V collector output regulated power supply circuit 2

Three-tube astable trigger triac circuit

Happy legendary “Little New Year”!: The legendary Little New Year, on the 23rd day of the lunar year, is usually a day for eating dumplings. It is said that there are differences between the north and the south. Happy Little New Year, e...; soso Talking

[ATmega4809 Curiosity Nano Review] Serial Communication: In ATmega4809 Curiosity Nano, UART3 is connected to the serial port of the onboard emulator, through which it can communicate with the PC.First create a new project, then open MCC, configure serial po...; dcexpert MCU

How to layer multi-layer PCB boards?: The design of multi-layer boards is similar to that of double-layer boards, and the wiring is even easier, but you probably can't buy such books (it's a bit biased and not many people read it). If you...; open82977352 PCB Design

STM32 DFU function: Forum experts, does anyone know how to implement STM32's DFU without pin bootloader? Has anyone tried it? The chip I'm using is STM32F103C8T6. The DFU function has been implemented. The bootloader and...; hjk1994 stm32/stm8

Special offer to clean up some clutter and empty some private items under the bed.: [i=s]This post was last edited by boming on 2014-7-21 22:09[/i]The following items are not free shipping, tentatively set at 12 yuan, more refund, less I pay (except remote areas), all the items have ...; boming Buy&Sell

US chip company is recruiting Verification Engineer: A well-known American chip company is recruiting several Verification Engineers Job location: Shanghai Interested parties please send your Chinese and English resume to the company email: echo.tao@tal...; wind728 Recruitment

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components