530DC130M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530DC130M000DGR

530DC130M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 130MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530DC130M000DGR Overview

CMOS/TTL Output Clock Oscillator, 130MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530DC130M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	130 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Bridge excitation power supply circuit diagram

Equipped with motor controller circuit and control circuit

Inclination sensor bridge power supply circuit diagram

MC3X164 series typical application circuit diagram

Capacitance tester circuit

Asynchronous pulse synthesis circuit

Please help me, what chip is this? It would be best if you could tell me the approximate model number.: Please help, does anyone know what chip this is in the picture? It would be best if you could tell me the approximate model number. Thank you...; sjw276 Analog electronics

Discussion: The difference between system soft reset and cold start: I am not clear about the process of soft reset of the system. I don’t know whether the address at which the soft reset starts is the same as that at which the system starts cold start. . . ....; sonic Embedded System

【Help】: I want to ask, I output a certain frequency pulse (such as 500Hz) from P1.2, why is its output frequency unstable? It keeps decreasing, like 499, 498, and the higher the output frequency, the more uns...; luoshen Microcontroller MCU

Clock frequency setting small problem help: RSEL2~RSEL0: Select a certain internal resistor to determine the nominal frequency (0 is the lowest, 7 is the highest) 1 What is the nominal frequency? 2 What is the lowest? What is the highest? 3 Wha...; sxy4517 Microcontroller MCU

Where can I find the official example code for IAR FOR 430?: I was looking at the msp430g2553 example code on CCS5, and there was a sentence "// Built with CCS Version 4.2.0 and IAR Embedded Workbench Version: 5.10", is it true that in addition to the 430 examp...; 守月 Microcontroller MCU

LCD multi-layer menu design: I have a project of LCD human-computer interaction, and I would like to ask you about the design of LCD multi-layer menus. My LCD layout is as follows: (19264 is used, and the maximum display mode is ...; 314613767 Microchip MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components