EEWORLDEEWORLDEEWORLD

Part Number

Search

5962-0053001HXC

Description
IC DUAL 1-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, CQFP68, CERAMIC, LCC-68, Analog to Digital Converter
CategoryAnalog mixed-signal IC    converter   
File Size5MB,20 Pages
ManufacturerADI
Websitehttps://www.analog.com
Download Datasheet Parametric Compare View All

5962-0053001HXC Overview

IC DUAL 1-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, CQFP68, CERAMIC, LCC-68, Analog to Digital Converter

5962-0053001HXC Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerADI
Parts packaging codeQFP
package instructionCERAMIC, LCC-68
Contacts68
Reach Compliance Codecompliant
ECCN code3A001.A.2.C
Maximum analog input voltage1 V
Minimum analog input voltage-1 V
Maximum conversion time0.008 µs
Converter typeADC, PROPRIETARY METHOD
JESD-30 codeS-CQFP-G68
JESD-609 codee0
length24.13 mm
Nominal negative supply voltage-5 V
Number of analog input channels1
Number of digits12
Number of functions2
Number of terminals68
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output bit code2\'S COMPLEMENT BINARY
Output formatSERIAL
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQFP
Package shapeSQUARE
Package formFLATPACK
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Sampling rate80 MHz
Sample and hold/Track and holdTRACK
Filter levelMIL-STD-883
Maximum seat height5.97 mm
Nominal supply voltage5 V
surface mountYES
technologyBIPOLAR
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width24.13 mm
Base Number Matches1
a
Dual Channel, 12-Bit, 80 MSPS A/D Converter
with Analog Input Signal Conditioning
AD13280
and performance while still maintaining excellent isolation,
and providing for significant board area savings.
Multiple options are provided for driving the analog input,
including single-ended, differential, and optional series filtering.
The AD13280 also offers the user a choice of analog input
signal ranges to further minimize additional external signal
conditioning, while still remaining general-purpose.
The AD13280 operates with
±
5.0 V for the analog signal condi-
tioning with a separate 5.0 V supply for the analog-to-digital
conversion, and 3.3 V digital supply for the output stage. Each
channel is completely independent, allowing operation with
independent encode and analog inputs, and maintaining minimal
crosstalk and interference.
The AD13280 is packaged in a 68-lead ceramic gull wing
package. Manufacturing is done on Analog Devices’ MIL-38534
Qualified Manufacturers Line (QML), and components are
available up to Class-H (–40°C to +85°C). The components are
manufactured using Analog Devices’ high speed complementary
bipolar process (XFCB).
PRODUCT HIGHLIGHTS
FEATURES
Dual, 80 MSPS Minimum Sample Rate
Channel-to-Channel Matching, 1% Gain Error
90 dB Channel-to-Channel Isolation
DC-Coupled Signal Conditioning
80 dB Spurious-Free Dynamic Range
Selectable Bipolar Inputs ( 1 V and 0.5 V Ranges)
Integral Single-Pole Low Pass Nyquist Filter
Two’s Complement Output Format
3.3 V Compatible Outputs
1.85 W per Channel
Industrial and Military Grade
APPLICATIONS
Radar Processing (Optimized for I/Q Baseband Operation)
Phased Array Receivers
Multichannel, Multimode Receivers
GPS Antijamming Receivers
Communications Receivers
PRODUCT DESCRIPTION
The AD13280 is a complete dual channel signal processing
solution, including on-board amplifiers, references, ADCs, and
output termination components to provide optimized system
performance. The AD13280 has on-chip track-and-hold circuitry
and utilizes an innovative multipass architecture to achieve 12-bit,
80 MSPS performance. The AD13280 uses innovative high
density circuit design and laser-trimmed thin-film resistor networks
to achieve exceptional channel matching, impedance control,
1. Guaranteed sample rate of 80 MSPS.
2. Input signal conditioning included; gain and impedance match.
3. Single-ended, differential, or off-module filter options.
4. Fully tested/characterized full channel performance.
5. Compatible with 14-bit (up to) 65 MSPS family.
FUNCTIONAL BLOCK DIAGRAM
AMP-IN-A-2
AMP-IN-A-1
AMP-IN-B-2
AMP-IN-B-1
AMP-OUT-A
A–IN
A+IN
DROUTA
(LSB) D0A
D1A
D2A
D3A
D4A
D5A
D6A
D7A
D8A
TIMING
9
VREF
DROUT
12
100
OUTPUT TERMINATORS
3
100
VREF
DROUT
12
OUTPUT TERMINATORS
7
5
AMP-OUT-B
AD13280
B+IN
B–IN
DROUTB
ENC
TIMING
ENC
D11B (MSB)
D10B
D9B
D8B
D7B
D9A
D10A D11A
(MSB)
D0B D1B D2B D3B D4B D5B
(LSB)
D6B
ENC
ENC
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 2002

5962-0053001HXC Related Products

5962-0053001HXC 5962-0053001HXX
Description IC DUAL 1-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, CQFP68, CERAMIC, LCC-68, Analog to Digital Converter IC DUAL 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68, CERAMIC, LCC-68, Analog to Digital Converter
Parts packaging code QFP QFP
package instruction CERAMIC, LCC-68 QFP,
Contacts 68 68
Reach Compliance Code compliant unknown
ECCN code 3A001.A.2.C 3A001.A.2.C
Maximum analog input voltage 1 V 1 V
Minimum analog input voltage -1 V -1 V
Maximum conversion time 0.008 µs 0.008 µs
Converter type ADC, PROPRIETARY METHOD ADC, PROPRIETARY METHOD
JESD-30 code S-CQFP-G68 S-CQFP-G68
JESD-609 code e0 e0
length 24.13 mm 24.13 mm
Nominal negative supply voltage -5 V -5 V
Number of analog input channels 1 2
Number of digits 12 12
Number of functions 2 2
Number of terminals 68 68
Maximum operating temperature 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C
Output bit code 2\'S COMPLEMENT BINARY 2\'S COMPLEMENT BINARY
Output format SERIAL PARALLEL, WORD
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
encapsulated code QFP QFP
Package shape SQUARE SQUARE
Package form FLATPACK FLATPACK
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED
Certification status Not Qualified Not Qualified
Sampling rate 80 MHz 80 MHz
Sample and hold/Track and hold TRACK TRACK
Filter level MIL-STD-883 MIL-PRF-38534 Class H
Maximum seat height 5.97 mm 5.97 mm
Nominal supply voltage 5 V 5 V
surface mount YES YES
technology BIPOLAR BIPOLAR
Temperature level INDUSTRIAL INDUSTRIAL
Terminal surface Tin/Lead (Sn/Pb) TIN LEAD
Terminal form GULL WING GULL WING
Terminal pitch 1.27 mm 1.27 mm
Terminal location QUAD QUAD
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED
width 24.13 mm 24.13 mm
Base Number Matches 1 1

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2667  2182  2031  51  971  54  44  41  2  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号