8634BY-01LF datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 8634BY-01LF

8634BY-01LF: DescriptionTQFP-32, Tray; Categorylogic logic; File Size290KB，17 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric Compare View All

8634BY-01LF Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	8634BY-01LF	-	-	View	Buy Now

8634BY-01LF Overview

TQFP-32, Tray

8634BY-01LF Parametric

Parameter Name	Attribute value
Brand Name	Integrated Device Technology
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	IDT (Integrated Device Technology)
Parts packaging code	TQFP
package instruction	7 X 7 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, MS-026BBA, LQFP-32
Contacts	32
Manufacturer packaging code	PRG32
Reach Compliance Code	unknown
ECCN code	EAR99
series	8634
Input adjustment	DIFFERENTIAL MUX
JESD-30 code	S-PQFP-G32
JESD-609 code	e3
length	7 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER
Humidity sensitivity level	3
Number of functions	1
Number of inverted outputs
Number of terminals	32
Actual output times	5
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Encapsulate equivalent code	QFP32,.35SQ,32
Package shape	SQUARE
Package form	FLATPACK, LOW PROFILE
Peak Reflow Temperature (Celsius)	260
power supply	3.3 V
Prop。Delay @ Nom-Sup	4.2 ns
propagation delay (tpd)	4.2 ns
Certification status	Not Qualified
Same Edge Skew-Max（tskwd）	0.025 ns
Maximum seat height	1.6 mm
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
Temperature level	COMMERCIAL
Terminal surface	Matte Tin (Sn) - annealed
Terminal form	GULL WING
Terminal pitch	0.8 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7 mm
minfmax	700 MHz
Base Number Matches	1

Preview

Download Datasheet

View All

ICS8634-01

-5 D

IFFERENTIAL

-3.3V LVPECL

ERO

ELAY

UFFER

PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES 4/25/2015

ENERAL

ESCRIPTION

The ICS8634-01 is a high performance 1-to-5 Differen-

tial-to-3.3V LVPECL Zero Delay Buffer. The ICS8634-01 has

two selectable clock inputs. The CLKx, nCLKx pair can accept

most standard differential input levels. Utilizing one of the out-

puts as feedback to the PLL, output frequencies up to 700MHz

can be regenerated with zero delay with respect to the input.

Dual reference clock inputs support redundant clock or multiple

reference applications.

EATURES

•

Five differential 3.3V LVPECL outputs

•

Selectable differential clock inputs

•

CLKx, nCLKx pair can accept the following differential

input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL

•

Output frequency range: 31.25MHz to 700MHz

•

Input frequency range: 31.25MHz to 700MHz

•

VCO range: 250MHz to 700MHz

•

External feedback for “zero delay” clock regeneration

•

Cycle-to-cycle jitter: 25ps (maximum)

•

Output skew: 25ps (maximum)

•

PLL reference zero delay: 50ps ± 100ps

•

3.3V operating supply

•

0°C to 70°C ambient operating temperature

•

Lead-Free package available

•

Industrial temperature information available upon request

•

Functional replacement parts; 8735AY-31LF,

8735BYI-01LF or 8735BKI-01LF

LOCK

IAGRAM

nQ0

PLL_SEL

÷4, ÷8

CLK0

nCLK0

CLK1

nCLK1

CLK_SEL

FB_IN

nFB_IN

nQ1

nQ2

nQ3

SSIGNMENT

PLL_SEL

CCO

CCA

nQ4

9 10 11 12 13 14 15 16

nFB_IN

FB_IN

nQ0

CCO

32 31 30 29 28 27 26 25

SEL0

SEL1

CLK0

nCLK0

CLK1

nCLK1

CLK_SEL

CCO

nQ3

nQ2

nQ1

CCO

PLL

nQ4

ICS8634-01

SEL0

SEL1

32-Lead LQFP

7mm x 7mm x 1.4mm package body

Y Package

Top View

32-Lead VFQFN

5mm x 5mm x 0.95 package body

K Package

Top View

8634BY-01

www.idt.com

REV. D MAY 12, 2014

8634BY-01LF Related Products

	8634BY-01LF	8634BK-01T	8634BY-01T	8634BK-01LFT	8634BK-01LF	8634BK-01	8634BY-01LFT	8634BY-01
Description	TQFP-32, Tray	PLL Based Clock Driver, 8634 Series, 5 True Output(s), 0 Inverted Output(s), 5 X 5 MM, 0.95 MM HEIGHT, MO-220, VFQFN-32	PLL Based Clock Driver, 8634 Series, 5 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, MS-026BBA, LQFP-32	VFQFPN-32, Reel	VFQFPN-32, Tray	PLL Based Clock Driver, 8634 Series, 5 True Output(s), 0 Inverted Output(s), 5 X 5 MM, 0.95 MM HEIGHT, MO-220, VFQFN-32	TQFP-32, Reel	PLL Based Clock Driver, 8634 Series, 5 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, MS-026BBA, LQFP-32
Is it lead-free?	Lead free	Contains lead	Contains lead	Lead free	Lead free	Contains lead	Lead free	Contains lead
Is it Rohs certified?	conform to	incompatible	incompatible	conform to	conform to	incompatible	conform to	incompatible
Maker	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)
Parts packaging code	TQFP	QFN	QFP	VFQFPN	VFQFPN	QFN	TQFP	QFP
package instruction	7 X 7 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, MS-026BBA, LQFP-32	5 X 5 MM, 0.95 MM HEIGHT, MO-220, VFQFN-32	7 X 7 MM, 1.40 MM HEIGHT, MS-026BBA, LQFP-32	5 X 5 MM, 0.95 MM HEIGHT, ROHS COMPLIANT, MO-220, VFQFN-32	5 X 5 MM, 0.95 MM HEIGHT, ROHS COMPLIANT, MO-220, VFQFN-32	5 X 5 MM, 0.95 MM HEIGHT, MO-220, VFQFN-32	7 X 7 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, MS-026BBA, LQFP-32	7 X 7 MM, 1.40 MM HEIGHT, MS-026BBA, LQFP-32
Contacts	32	32	32	32	32	32	32	32
Reach Compliance Code	unknown	not_compliant	not_compliant	unknown	unknown	not_compliant	unknown	not_compliant
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
series	8634	8634	8634	8634	8634	8634	8634	8634
Input adjustment	DIFFERENTIAL MUX	DIFFERENTIAL MUX	DIFFERENTIAL MUX	DIFFERENTIAL MUX	DIFFERENTIAL MUX	DIFFERENTIAL MUX	DIFFERENTIAL MUX	DIFFERENTIAL MUX
JESD-30 code	S-PQFP-G32	S-XQCC-N32	S-PQFP-G32	S-XQCC-N32	S-XQCC-N32	S-XQCC-N32	S-PQFP-G32	S-PQFP-G32
JESD-609 code	e3	e0	e0	e3	e3	e0	e3	e0
length	7 mm	5 mm	7 mm	5 mm	5 mm	5 mm	7 mm	7 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER
Humidity sensitivity level	3	3	3	3	3	3	3	3
Number of functions	1	1	1	1	1	1	1	1
Number of terminals	32	32	32	32	32	32	32	32
Actual output times	5	5	5	5	5	5	5	5
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C
Package body material	PLASTIC/EPOXY	UNSPECIFIED	PLASTIC/EPOXY	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	LQFP	HVQCCN	LQFP	HVQCCN	HVQCCN	HVQCCN	LQFP	LQFP
Encapsulate equivalent code	QFP32,.35SQ,32	LCC32,.2SQ,20	QFP32,.35SQ,32	LCC32,.2SQ,20	LCC32,.2SQ,20	LCC32,.2SQ,20	QFP32,.35SQ,32	QFP32,.35SQ,32
Package shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	FLATPACK, LOW PROFILE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	FLATPACK, LOW PROFILE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	FLATPACK, LOW PROFILE	FLATPACK, LOW PROFILE
Peak Reflow Temperature (Celsius)	260	225	240	260	260	225	260	240
power supply	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
Prop。Delay @ Nom-Sup	4.2 ns	4.2 ns	4.2 ns	4.2 ns	4.2 ns	4.2 ns	4.2 ns	4.2 ns
propagation delay (tpd)	4.2 ns	4.2 ns	4.2 ns	4.2 ns	4.2 ns	4.2 ns	4.2 ns	4.2 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Same Edge Skew-Max（tskwd）	0.025 ns	0.025 ns	0.025 ns	0.025 ns	0.025 ns	0.025 ns	0.025 ns	0.025 ns
Maximum seat height	1.6 mm	1 mm	1.6 mm	1 mm	1 mm	1 mm	1.6 mm	1.6 mm
Maximum supply voltage (Vsup)	3.465 V	3.465 V	3.465 V	3.465 V	3.465 V	3.465 V	3.465 V	3.465 V
Minimum supply voltage (Vsup)	3.135 V	3.135 V	3.135 V	3.135 V	3.135 V	3.135 V	3.135 V	3.135 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES	YES	YES	YES	YES	YES
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal surface	Matte Tin (Sn) - annealed	Tin/Lead (Sn85Pb15)	Tin/Lead (Sn85Pb15)	Matte Tin (Sn) - annealed	Matte Tin (Sn) - annealed	Tin/Lead (Sn85Pb15)	Matte Tin (Sn) - annealed	Tin/Lead (Sn85Pb15)
Terminal form	GULL WING	NO LEAD	GULL WING	NO LEAD	NO LEAD	NO LEAD	GULL WING	GULL WING
Terminal pitch	0.8 mm	0.5 mm	0.8 mm	0.5 mm	0.5 mm	0.5 mm	0.8 mm	0.8 mm
Terminal location	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED	30	20	30	30	30	NOT SPECIFIED	20
width	7 mm	5 mm	7 mm	5 mm	5 mm	5 mm	7 mm	7 mm
minfmax	700 MHz	700 MHz	700 MHz	700 MHz	700 MHz	700 MHz	700 MHz	700 MHz
Base Number Matches	1	1	1	1	1	1	1	1

Recommended Resources

SHD1007 single positive pressure fan auto-coupling step-down closed starting circuit b

CF1 (CF2) main circuit

Internal circuit principle and pin function of LM1040N

Oscillation circuit diagram

TEA1062 call circuit diagram

Magnetic rotor polarity detection circuit

EVC cannot connect to EMULATOR. What is the reason? There is no problem with my installation sequence.: I don't know what the reason is. I just fixed it. I searched a lot of information on the Internet to solve it, but it still doesn't work. Can any senior help me solve it? Thank you again... When insta...; businiao0002007 Embedded System

Discussion on the parity bit of the serial port: I encountered a strange phenomenon these days. I used the Maxim 6543 chip. During the serial communication debugging process, I set the serial mode to have parity bit. There was no problem communicati...; newnew0601 MCU

VHDL-CPLD Design of Simple Universal PCI Interface: [b]摘要： [/b]从PCI时序分析入手，重点阐述了PCI通用的状态机设计，说明了用VHDL语言来实现本PIC通信状态机的软件设计以及进行MaxPlusII验证的程序和方法。用该方法所设计的接口既可支持PCI常规传输，又可支持PCI猝发传输。[b]关键词： [/b]PCI时序 CPLD器件状态图 VHDL语言 PCI猝发传输用CPLD设计所构成的CPI接口系统具有简洁、可靠等优点，是一种行之有...; maker FPGA/CPLD

Nice skin: The turtle was crawling on the beach. Not far ahead, he saw an egg and started chatting with it.Hey, how are you? I noticed your skin is so elastic today. Where did you go for beauty treatment?The egg...; biaochen Talking

Why is this NMOS regulator connected like this?: [i=s] This post was last edited by elec32156 on 2017-8-3 17:57 [/i] As shown in the figure, this is a transistor charging circuit, U303 is a charging transistor, Q301 is an NMOS, the principle should ...; elec32156 Power technology

LPC1343 feature learning 1, USB ISP download: After reading the data sheet for a few times, I suddenly found that LPC343 actually supports USB ISP download. In other words, you don't need any downloader or debugger, just a USB port to download th...; tagetage NXP MCU

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components