531BA686M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531BA686M000DG

531BA686M000DG: DescriptionLVDS Output Clock Oscillator, 686MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531BA686M000DG Overview

LVDS Output Clock Oscillator, 686MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531BA686M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	686 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

True RMS detector circuit diagram

Practical music massager and doorbell dual-purpose circuit

Electronic golden bell circuit

WT802 Radiation Sensing Switch Circuit

Simple NiCd Battery Charger

Find the circuit of the ratio of 2 unknown numbers

STM32F103ZET FSMC failed to access MT9076: [img]E:/9076Timing.jpg[/img] --------------FSMC bus memory parameter configuration------------------------------*/ p.FSMC_AddressSetupTime = 0x0F; //Address setup time p.FSMC_AddressHoldTime = 0x0F; /...; amyli0217 stm32/stm8

Learn simulation + [Reading notes 6 of "Operational Amplifier Noise Optimization Handbook"]: [i=s] This post was last edited by dontium on 2015-1-23 11:47 [/i] In Chapter 2, we introduced the establishment of the op amp noise model and the derivation of the formula. Then, Chapter 3 will intro...; Sur Analogue and Mixed Signal

About the bare metal i2c driver problem of s3c2440: 0xA15)0x1; GPEDAT=~I2C_SCL; I2C_Delay(); GPECON|=(0x130); return (ack0x1); } void I2C_PutAck(uint8 ack) {if (ack0x01) {GPEDAT|=I2C_SDA; } else { GPEDAT=~I2C_SDA; } I2C_Delay(); GPEDAT|=I2C_SCL; I2C_De...; jinwancai Embedded System

F28069How to start learning?: I am a graduate student and currently doing an internship in a company, mainly responsible for PMSM control. The DSP control chip used in the company is DSP [color=#0066cc]TMS320F28069[/color]. I woul...; liulin Microcontroller MCU

Earn points and settle immediately...: ...; zzxing Embedded System

CCS+C6678LE Development Record 13: Multi-core collaborative image processing demo test: [p=26, null, left][color=#000][font=Arial]This article focuses on the demos\image_processing\ipc demo in the MCSDK directory[/font][/color][/p][p=26, null, left][color=#000][font=Arial]For the officia...; fengyh DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components