530WC622M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530WC622M000DGR

530WC622M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 622MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530WC622M000DGR Overview

CMOS/TTL Output Clock Oscillator, 622MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530WC622M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	622 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Working principle and function of half-bridge drive circuit

High-precision non-contact temperature control circuit 4a

Yanbian △-shaped two-stage step-down starting circuit

SIPMOS transistor complementary Darlington control circuit

Ultrasonic receiving circuit

Computer motherboard circuit diagram 820 2_08

Open Book: Open Book is an open source hardware device for reading books in all the languages of the world. It includes a large screen and buttons for navigation, as well as audio options for accessibility and p...; dcexpert DIY/Open Source Hardware

Programmable current source does not require power supply support: Engineering labs are usually equipped with various power supplies, voltmeters, function generators, and oscilloscopes. However, many such engineering labs lack current sources. This is very unfortunat...; maker Power technology

Discussion on the Problem of Overdamping and Underdamping: [i=s]This post was last edited by paulhyde on 2014-9-15 09:23[/i] [color=#f70909]Underdamping: If the load impedance is greater than the characteristic impedance of the transmission line, the excess e...; dtcxn Electronics Design Contest

Looking for embedded related documents, the current status and development trends in a certain field: I am looking for documents related to embedded systems, the current status and development trends in a certain field; I have chosen an embedded system course and have to submit a paper, but I have no ...; ericliqiang Linux and Android

VHDL data types and data type conversion: A. Standard data types 1) Integer type (INTEGER) VARIBLE A: INTEGER RANGE -128 TO 128 range -(2 31 -1) ~ -(2 31 -1) 2#11111111# --binary, =255D 8#377# 16#FF# 2) Real number type and floating point typ...; eeleader FPGA/CPLD

[Explore TI's good courses] Introduction to stepper motors, stepper motor control methods: [i=s]This post was last edited by qq553073951 on 2016-12-11 09:21[/i] Mining course titles: Introduction to stepper motors, Stepper motor control methods Learning links: [url=https://training.eeworld....; qq553073951 TI Technology Forum

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components