531RB264M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531RB264M000DG

531RB264M000DG: DescriptionLVPECL Output Clock Oscillator, 264MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531RB264M000DG Overview

LVPECL Output Clock Oscillator, 264MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RB264M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	264 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Multi-chip module PWM buck regulator series, do you know?

Non-bootstrap mode operating circuit diagram of MAX1771

Wireless "Walkman" transmitter circuit

±15V, 1A symmetrical regulated power supply composed of LM340K-15

Single-phase bridge rectifier circuit

Computer motherboard circuit diagram 815 2_14

Windows SDIO bus driver log: Hello everyone. I am developing an SDIO device and want to implement it as an SDIO device instead of SD memory. When I plug it into a PC running Windows XP, Windows recognizes it as a disk. When I try...; chenzh Embedded System

CMMB player program under wince: If anyone has such a program, please contact me. Email:gcgaoxj@yahoo.com [[i] This post was last edited by dreaming123 on 2011-3-16 21:42 [/i]]...; dreaming123 Embedded System

Four common ideas and techniques for FPGA design: This article discusses four commonly used FPGA/CPLD design ideas and techniques: ping-pong operation, serial-to-parallel conversion, pipeline operation, and data interface synchronization. They are al...; rain FPGA/CPLD

How should users install magnetic flap level gauges?: 1. When choosing the installation location of the magnetic flap level gauge, you should pay attention to avoid choosing an outlet or inlet far away from the material, so as to prevent the material flu...; cfybhd Sensor

Why is it that when I measure p1.0, it is only 0.5v, but LED1 is on, and only p1.1~3 are high level? ? ?: #include "io430.h"#include "intrinsics.h" int main( void ){WDTCTL = WDTPW + WDTHOLD; //Disable watchdog countP1DIR = 0xff;P1OUT = 0xf0;while(1){__delay_cycles(50000);P1OUT = 0x0f;} }...; 莫华健 Microcontroller MCU

ARMV4I patch for Windows CE 5.0: The ARMV4I patches for Windows CE 5.0 are named as follows:WinCEPB50-051231-Product-Update-Rollup-Armv4I.msiWinCEPB50-060131-2006M01-Armv4I.msiWinCEPB50-060228-2006M02-Armv4I.msiWinCEPB50-060331-2006M...; gaoxiao Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components