EEWORLDEEWORLDEEWORLD

Part Number

Search

531MA542M000BGR

Description
LVPECL Output Clock Oscillator, 542MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size268KB,15 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531MA542M000BGR Overview

LVPECL Output Clock Oscillator, 542MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MA542M000BGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency542 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.0 7/06
Copyright © 2006 by Silicon Laboratories
Si530/531
i.MX283 latest virtual machine system guide
[b]MYZR Virtual Machine System Guide[/b][b]Directory[/b][b][color=rgb(37, 37, 37)][font=sans-serif][size=0.875em] [size=13.3px][align=center][size=12.502px] [[color=rgb(11, 0, 128)][url=http://wiki.my...
明远智睿Lan Industrial Control Electronics
LP54100 instead of LPC1100 series receiving experience - {clarification}
[i=s]This post was last edited by fyaocn on 2015-3-18 11:24[/i] This time I prepared according to LPC54100, but when I received it, it was LPC1100, so I was not familiar with it. So I will compare it ...
fyaocn NXP MCU
MSP430 basic program based on Proteus
1. Control of LED lights, digital tubes, buzzers, flashing and running lights: Program 2.1.1: #include "io430.h" int main( void ) { unsigned int i; long int j,k; unsigned a[]={0x40,0x79,0x24,0x30,0x19...
whuzhushu MCU
[Xiao Meige FPGA Advanced Tutorial] Chapter 16 Detailed Explanation of IIC Protocol + UART Serial Port Reading and Writing EEPROM
[align=center][color=#000][size=15px][b][size=6]Sixteen, IIC protocol detailed explanation + Uart serial port read and write EEPROM [/size][/b][/size][/color][/align] [align=center][color=#000][size=1...
芯航线跑堂 FPGA/CPLD
USB related
Can anyone tell me about the StellarisWare usb_dev_serial program? I'm new to it and don't understand anything. It's so confusing. Please help.Let me talk about the knowledge of USB, CDC, UART and FIF...
119083515 Microcontroller MCU
TI C5000 compiler error message list
TI C5000 compiler error message list[size=4] [/size]...
灞波儿奔 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 228  655  2071  1075  1752  5  14  42  22  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号