74AVC16T245
Rev. 7 — 14 January 2019
16-bit dual supply translating transceiver with configurable
voltage translation; 3-state
Product data sheet
1. General description
The 74AVC16T245 is a 16-bit transceiver with bidirectional level voltage translation and 3-state
outputs. The device can be used as two 8-bit transceivers or as a 16-bit transceiver. It has dual
supplies (V
CC(A)
and V
CC(B)
) for voltage translation and four 8-bit input-output ports (nAn and
nBn) each with its own output enable (nOE) and send/receive (nDIR) input for direction control.
V
CC(A)
and V
CC(B)
can be independently supplied at any voltage between 0.8 V and 3.6 V making
the device suitable for low voltage translation between any of the following voltages: 0.8 V, 1.2 V,
1.5 V, 1.8 V, 2.5 V and 3.3 V. A HIGH on nDIR selects transmission from nAn to nBn while a LOW
on nDIR selects transmission from nBn to nAn. A HIGH on nOE causes the outputs to assume a
high-impedance OFF-state
The device is fully specified for partial power-down applications using I
OFF
. The I
OFF
circuitry
disables the output, preventing any damaging backflow current through the device when it is
powered down. In suspend mode when either V
CC(A)
or V
CC(B)
are at GND level, both nAn and nBn
are in the high-impedance OFF-state.
2. Features and benefits
•
Wide supply voltage range:
•
V
CC(A)
: 0.8 V to 3.6 V
•
V
CC(B)
: 0.8 V to 3.6 V
Complies with JEDEC standards:
•
JESD8-12 (0.8 V to 1.3 V)
•
JESD8-11 (0.9 V to 1.65 V)
•
JESD8-7 (1.2 V to 1.95 V)
•
JESD8-5 (1.8 V to 2.7 V)
•
JESD8-B (2.7 V to 3.6 V)
ESD protection:
•
HBM JESD22-A114F Class 3B exceeds 8000 V
•
MM JESD22-A115-A exceeds 200 V
•
CDM JESD22-C101D exceeds 1000 V
Maximum data rates:
•
380 Mbit/s (≥ 1.8 V to 3.3 V translation)
•
200 Mbit/s (≥ 1.1 V to 3.3 V translation)
•
200 Mbit/s (≥ 1.1 V to 2.5 V translation)
•
200 Mbit/s (≥ 1.1 V to 1.8 V translation)
•
150 Mbit/s (≥ 1.1 V to 1.5 V translation)
•
100 Mbit/s (≥ 1.1 V to 1.2 V translation)
Suspend mode
Latch-up performance exceeds 100 mA per JESD 78 Class II
Inputs accept voltages up to 3.6 V
I
OFF
circuitry provides partial Power-down mode operation
Specified from -40 °C to +85 °C and -40 °C to +125 °C
•
•
•
•
•
•
•
•
Nexperia
74AVC16T245
16-bit dual supply translating transceiver with configurable voltage translation; 3-state
3. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range
74AVC16T245DGG
74AVC16T245DGV
-40 °C to +125 °C
-40 °C to +125 °C
Name
TSSOP48
Description
plastic thin shrink small outline package;
48 leads; body width 6.1 mm
Version
SOT362-1
SOT480-1
TSSOP48
[1]
plastic thin shrink small outline package;
48 leads; body width 4.4 mm;
lead pitch 0.4 mm
[1]
Also known as TVSOP48.
4. Functional diagram
1DIR
1OE
1A1
1B1
V
CC(A)
V
CC(B)
V
CC(A)
V
CC(B)
001aak426
2DIR
2OE
2A1
2B1
to other seven channels
to other seven channels
Fig. 1.
Logic diagram
74AVC16T245
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2019. All rights reserved
Product data sheet
Rev. 7 — 14 January 2019
2 / 22
Nexperia
74AVC16T245
16-bit dual supply translating transceiver with configurable voltage translation; 3-state
1B1
V
CC(A)
V
CC(B)
1B2
1B3
1B4
1B5
1B6
1B7
1B8
1OE
1DIR
1A1
1A2
1A3
1A4
1A5
1A6
1A7
1A8
2B1
V
CC(A)
V
CC(B)
2B2
2B3
2B4
2B5
2B6
2B7
2B8
2OE
2DIR
2A1
2A2
2A3
2A4
2A5
2A6
2A7
2A8
001aak425
Fig. 2.
Logic symbol
74AVC16T245
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2019. All rights reserved
Product data sheet
Rev. 7 — 14 January 2019
3 / 22
Nexperia
74AVC16T245
16-bit dual supply translating transceiver with configurable voltage translation; 3-state
5. Pinning information
5.1. Pinning
74AVC16T245
1DIR
1B1
1B2
GND
1B3
1B4
V
CC(B)
1B5
1B6
1
2
3
4
5
6
7
8
9
48 1OE
47 1A1
46 1A2
45 GND
44 1A3
43 1A4
42 V
CC(A)
41 1A5
40 1A6
39 GND
38 1A7
37 1A8
36 2A1
35 2A2
34 GND
33 2A3
32 2A4
31 V
CC(A)
30 2A5
29 2A6
28 GND
27 2A7
26 2A8
25 2OE
001aak427
GND 10
1B7 11
1B8 12
2B1 13
2B2 14
GND 15
2B3 16
2B4 17
V
CC(B)
18
2B5 19
2B6 20
GND 21
2B7 22
2B8 23
2DIR 24
Fig. 3.
Pin configuration SOT362-1 and SOT480-1 (TSSOP48)
5.2. Pin description
Table 2. Pin description
Symbol
1DIR, 2DIR
1B1, 1B2, 1B3, 1B4, 1B5, 1B6, 1B7, 1B8
2B1, 2B2, 2B3, 2B4, 2B5, 2B6, 2B7, 2B8
GND
[1]
V
CC(B)
1OE, 2OE
1A1, 1A2, 1A3, 1A4, 1A5, 1A6, 1A7, 1A8
2A1, 2A2, 2A3, 2A4, 2A5, 2A6, 2A7, 2A8
V
CC(A)
[1]
Pin
1, 24
2, 3, 5, 6, 8, 9, 11, 12
13, 14, 16, 17, 19, 20, 22, 23
4, 10, 15, 21, 28, 34, 39, 45
7, 18
48, 25
47, 46, 44, 43, 41, 40, 38, 37
36, 35, 33, 32, 30, 29, 27, 26
31, 42
Description
direction control
data input or output
data input or output
ground (0 V)
supply voltage B (nBn inputs are referenced
to V
CC(B)
)
output enable input (active LOW)
data input or output
data input or output
supply voltage A (nAn, nOE and nDIR
inputs are referenced to V
CC(A)
)
All GND pins must be connected to ground (0 V).
74AVC16T245
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2019. All rights reserved
Product data sheet
Rev. 7 — 14 January 2019
4 / 22
Nexperia
74AVC16T245
16-bit dual supply translating transceiver with configurable voltage translation; 3-state
6. Functional description
Table 3. Function table
H = HIGH voltage level; L = LOW voltage level; X = don’t care; Z = high-impedance OFF-state.
Supply voltage
V
CC(A)
, V
CC(B)
0.8 V to 3.6 V
0.8 V to 3.6 V
0.8 V to 3.6 V
GND
[1]
[1]
[2]
Input
nOE
[2]
L
L
H
X
nDIR
[2]
L
H
X
X
Input/output
[1]
nAn
[2]
nAn = nBn
input
Z
Z
nBn
[2]
input
nBn = nAn
Z
Z
If at least one of V
CC(A)
or V
CC(B)
is at GND level, the device goes into suspend mode.
The nAn, nDIR and nOE input circuit is referenced to V
CC(A)
; The nBn input circuit is referenced to V
CC(B)
.
7. Limiting values
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
V
CC(A)
V
CC(B)
I
IK
V
I
I
OK
V
O
I
O
I
CC
I
GND
T
stg
P
tot
[1]
[2]
[3]
[4]
Conditions
Min
-0.5
-0.5
Max
+4.6
+4.6
-
+4.6
-
+4.6
±50
100
-
+150
500
Unit
V
V
mA
V
mA
V
mA
mA
mA
°C
mW
supply voltage A
supply voltage B
input clamping current
input voltage
output clamping current
output voltage
output current
supply current
ground current
storage temperature
total power dissipation
T
amb
= -40 °C to +125 °C;
[4]
V
O
< 0 V
Active mode
Suspend or 3-state mode
V
O
= 0 V to V
CCO
per V
CC(A)
or V
CC(B)
pin
per GND pin
[1][2][3]
[1]
[2]
V
I
< 0 V
[1]
-50
-0.5
-50
-0.5
-0.5
-
-
-100
-65
-
V
CCO
+ 0.5 V
The minimum input voltage ratings and output voltage ratings may be exceeded if the input and output current ratings are observed.
V
CCO
is the supply voltage associated with the output port.
V
CCO
+ 0.5 V should not exceed 4.6 V.
Above 60 °C the value of P
tot
derates linearly with 5.5 mW/K.
74AVC16T245
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2019. All rights reserved
Product data sheet
Rev. 7 — 14 January 2019
5 / 22
TI Technology Forum
京公网安备 11010802033920号
EEWORLD
