EEWORLDEEWORLDEEWORLD

Part Number

Search

8536CGI-33LFT

Description
TSSOP-20, Reel
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size540KB,20 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance  
Download Datasheet Parametric Compare View All

8536CGI-33LFT Online Shopping

Suppliers Part Number Price MOQ In stock  
8536CGI-33LFT - - View Buy Now

8536CGI-33LFT Overview

TSSOP-20, Reel

8536CGI-33LFT Parametric

Parameter NameAttribute value
Brand NameIntegrated Device Technology
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeTSSOP
package instructionTSSOP-20
Contacts20
Manufacturer packaging codePGG20
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresALSO OPERATES AT 3.3V SUPPLY
JESD-30 codeR-PDSO-G20
JESD-609 codee3
length6.5 mm
Humidity sensitivity level1
Number of terminals20
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Maximum output clock frequency266 MHz
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Encapsulate equivalent codeTSSOP20,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)260
power supply2.5/3.3 V
Master clock/crystal nominal frequency25 MHz
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum slew rate80 mA
Maximum supply voltage2.625 V
Minimum supply voltage2.375 V
Nominal supply voltage2.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn) - annealed
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width4.4 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, OTHER
Base Number Matches1
Low Skew, 1-to-6, Crystal Oscillator/LVCMOS-
TO-3.3V, 2.5V LVPECL/LVCMOS Fanout Buffer
G
ENERAL
D
ESCRIPTION
T h e 8 5 3 6 I - 3 3 i s a l o w s k e w, h i g h p e r f o r m a n c e
1-to-6 Crystal Oscillator/LVCMOS-to-3.3V, 2.5V LVPECL/
LVCMOS fanout buffer. The 8536I-33 has selectable sin-
gle ended clock or crystal inputs. The single-ended clock
input accepts LVCMOS or LVTTL input levels and translate
them to 3.3V LVPECL levels. The output enable is internally
synchronized to eliminate runt pulses on the outputs during
asynchronous assertion/deassertion of the clock enable pin.
Guaranteed output and part-to-part skew characteristics make
the 8536I-33 ideal for those applications demanding well
defined performance and repeatability.
8536I-33
DATA SHEET
F
EATURES
Three differential LVPECL outputs, and
three single ended LVCMOS outputs
Selectable LVCMOS/LVTTL CLK or crystal inputs
CLK can accept the following input levels: LVCMOS, LVTTL
Crystal frequency: 25MHz
Maximum output frequency: 266MHz
Output skew: 80ps (maximum)
Part-to-part skew: 800ps (maximum)
Propagation delay: 1.95ns (maximum)
Additive phase jitter, RMS: 0.32ps (typical), LVPECL output
Full 3.3V or 2.5V operating supply
-40°C to 85°C ambient operating temperature
Available in lead-free (RoHS 6) package
B
LOCK
D
IAGRAM
CLK_EN
Pullup
P
IN
A
SSIGNMENT
D
LE
CLK
Pulldown
0
LVPECL
Q0
nQ0
25MHz
XTAL_IN
OSC
XTAL_OUT
CLK_SEL
Pullup
1
Q1
nQ1
Q2
nQ2
8536I-33
20-Lead TSSOP
6.5mm x 4.4mm x 0.925mm package body
G Package
Top View
LVCMOS
Q3
Q4
Q5
8536I-33 REVISION B 7/10/15
1

8536CGI-33LFT Related Products

8536CGI-33LFT 8536CGI-33LF
Description TSSOP-20, Reel TSSOP-20, Tube
Brand Name Integrated Device Technology Integrated Device Technology
Is it lead-free? Lead free Lead free
Is it Rohs certified? conform to conform to
Parts packaging code TSSOP TSSOP
package instruction TSSOP-20 TSSOP, TSSOP20,.25
Contacts 20 20
Manufacturer packaging code PGG20 PGG20
Reach Compliance Code compliant compliant
ECCN code EAR99 EAR99
Other features ALSO OPERATES AT 3.3V SUPPLY ALSO OPERATES AT 3.3V SUPPLY
JESD-30 code R-PDSO-G20 R-PDSO-G20
JESD-609 code e3 e3
length 6.5 mm 6.5 mm
Humidity sensitivity level 1 1
Number of terminals 20 20
Maximum operating temperature 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C
Maximum output clock frequency 266 MHz 266 MHz
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSSOP TSSOP
Encapsulate equivalent code TSSOP20,.25 TSSOP20,.25
Package shape RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius) 260 260
power supply 2.5/3.3 V 2.5/3.3 V
Master clock/crystal nominal frequency 25 MHz 25 MHz
Certification status Not Qualified Not Qualified
Maximum seat height 1.2 mm 1.2 mm
Maximum slew rate 80 mA 80 mA
Maximum supply voltage 2.625 V 2.625 V
Minimum supply voltage 2.375 V 2.375 V
Nominal supply voltage 2.5 V 2.5 V
surface mount YES YES
technology CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL
Terminal surface Matte Tin (Sn) - annealed Matte Tin (Sn) - annealed
Terminal form GULL WING GULL WING
Terminal pitch 0.65 mm 0.65 mm
Terminal location DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED
width 4.4 mm 4.4 mm
uPs/uCs/peripheral integrated circuit type CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER
Base Number Matches 1 1
Why is there only the Files tab after clicking New Project or File after installing Platform Builder?
After installing PB, click New-Click New Project or Files, but the box that appears only has the Files tab, which is the same as the Files tab in EVC, but the Project tab is missing. Why?...
LXD13204234670 Embedded System
Is the VPO output of my SAA7113 a regular square wave or some other waveform?
I would like to ask, does the VPO output of my SAA7113 have a regular square wave or some other waveform? When I use an oscilloscope to look at it, it seems that there is no corresponding relationship...
ligang830526 DSP and ARM Processors
dshow CreateMediaType FreeMediaType unresolved external symbol
I am doing dshow development on wince6.0, the header files and libraries that have been included #include #include #include #include #include#pragma comment(lib,"Strmiids.lib") I want to change the re...
caosc Embedded System
Disassembly: Huaqiangbei version of MagSafe magnetic wireless charging treasure
Disassembly: Huaqiangbei version of MagSafe magnetic wireless charging treasure Reprinted from the InternetAs a new mobile phone wireless charging technology, MagSafe accessories have received widespr...
木犯001号 Power technology
About FPGA to implement LVDS screen control
Has anyone ever used FPGA to drive LVDS screen (Xilinx, Spartan6-LX series)? Please tell me where I can get the source code, paid one is also OK....
872190600dxx FPGA/CPLD
Newbie Tutorial
What does this instruction $IC(MAC.a51) mean? Is it the same as Include? What is the difference?...
lvdong417 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1657  861  1602  1267  2241  34  18  33  26  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号