530AB539M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530AB539M000DG

530AB539M000DG: DescriptionLVPECL Output Clock Oscillator, 539MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AB539M000DG Overview

LVPECL Output Clock Oscillator, 539MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB539M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	539 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Battery constant current charging circuit

Baby wet alarm circuit (2)

STK0040 II power amplifier circuit diagram

Electromechanical Control Regulated Power Supply Circuit with Simple Control Circuit

6.5kHzLC frequency selective encoder

Infrared remote control color changing chandelier circuit

[NXP Rapid IoT Review] Hello GPIO: In the post [url=https://bbs.eeworld.com.cn/thread-1067616-1-1.html]Hello Buttons[/url], we used SW1 - SW4 buttons to change the display color of the RGB LED. The User Buttons Element inside was used ...; slotg RF/Wirelessly

How to burn FLASH and move the program (bootloader) of F2812: [size=4]The "materials" required for F2812 flashing and its program migration (bootloader): [/size] [size=4] [/size] [size=4]1. A set of F2812 evaluation boards [/size] [size=4]2. DSP-CCS platform [/s...; Aguilera DSP and ARM Processors

WinCE progress bar problem...: I wrote a program on WINCE... It takes a long time to click a button to enter an interface, so I want to use loading progress to solve it... What should I do... Is there a loading status of the cursor...; liwenjie518 Embedded System

Don't post randomly!!!: Please: Gentlemen, please pay attention when posting, and post under the corresponding technology column. I think as a technical website, we should post more new technologies and new software to make ...; jinpost Suggestions & Announcements

How to draw a plum blossom pad in AD? The plum blossom pad network is independent and does not belong to any network: As shown in Figure 1, this is a USB mounting hole. I want to make this mounting hole into a plum blossom solder pad, but it does not need to be grounded. I want to make it into an independent exposed ...; _earth PCB Design

The most classic single-chip microcomputer data ~ single-chip microcomputer application technology selection 1: This series of books is very classic for single-chip microcomputer development. Although it was published around 2000, the technology involved is still very valuable now. So far, 11 volumes have been ...; dswybs MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components