530AA1058M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530AA1058M00DGR

530AA1058M00DGR: DescriptionLVPECL Output Clock Oscillator, 1058MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AA1058M00DGR Overview

LVPECL Output Clock Oscillator, 1058MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AA1058M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1058 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

BTL type amplifier circuit diagram and characteristics

Astable Multivibrator

Automatic voltage regulator schematic diagram

160-185℃ temperature regulator circuit

Wien bridge AF/RF circuit

845E computer motherboard circuit diagram_36

CC2530 output PWM: I want the cc2530 PWM output waveform. There is no error in the code debugging. When downloading, it will prompt [code]#include/// ... 0x00; T1CCTL1 = 0x34; /*Channel 1 comparison mode setting, when s...; YHH_LZU RF/Wirelessly

How to load UVC camera on DE1-SoC: [table=98%] [tr][td][backcolor=rgb(238, 238, 238)][font=Tahoma, Helvetica, SimSun, sans-serif][size=12px]Kernel linux 3.12 version[/size][/font][/backcolor] [backcolor=rgb(238, 238, 238)][font=Tahoma,...; htdeng_14 FPGA/CPLD

I don't know how to use the TM4C123GH6PMI timer. . . .: I am a newbie, please explain patiently... Is there something wrong with this timer configuration?...; qq1269148997 Microcontroller MCU

I would like to ask about this schematic diagram. I need to convert the mains 220V to DC24V. The safety and stability requirements are relatively high.: I am currently working on a power grid monitoring project. The power supply needs to convert AC220V to DC24V. Because it is installed on the 220V output side of the power grid transformer, it has high...; 黎小宏 Power technology

[Special Question] 12M crystal oscillator enabling problem: I recently encountered a problem. The system implements a low-power sleep action by responding to the GPIO port, such as the GPIO0 IO port interrupt. On some machines, it is normal, the power consumpt...; hyforwin Embedded System

DSP programming serial port using DMA communication interrupt processing: [size=4]1 McBSP (Multichannel Buffered Serial Port) serial port uses DMA multi-frame communication interrupt processing [/size] [size=4] In actual communication applications, after a burst, the progra...; Jacktang Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components