530QC990M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530QC990M000DG

530QC990M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 990MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530QC990M000DG Overview

CMOS/TTL Output Clock Oscillator, 990MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530QC990M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	990 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Electric iron automatic temperature adjustment principle circuit diagram

Voltage type leakage protection circuit

H-shaped fluorescent lamp wiring

12~48V DC/DC circuit controlled by LTC3725

XCT-131 temperature controller circuit

STK4182-2 power amplifier circuit

Problems with VPB AHB in ARM: ARM allocates 2MB address range for AHB peripherals and VPB peripherals, which are located at the top of 4GB ARM storage space. I want to know that ARM allocates address range for AHB peripherals and ...; tonylc ARM Technology

How to change the debug port of SBC_2410 board: Samsung SBC_2410, I want to use COM2 as the debug port instead of COM1, how can I change it? As long as there is no debug information output from COM1 after entering wince, it will be fine. Why is it ...; david_yjd Embedded System

The Chinese Valentine's Day is coming, are you still alone? Post a comment to show your affection and win a romantic Chinese Valentine's Day gift! (Prizes have been awarded): [align=center][font=微软雅黑][size=3][align=center][color=#ff0000]Congratulations @[font=Tahoma,][url=https://home.eeworld.com.cn/space-uid-543899.html]Bingqi23[/url][/font] for participating in the event...; eric_wang Talking

A basic problem of serial port driver: ARM S3C2410 CPU "In FIFO mode, once the data in the FIFO reaches a certain trigger level, an interrupt is generated." After this interrupt is generated, the CPU is notified by the interrupt source, an...; flyingaway Embedded System

Noise and Op Amp Circuits: A classic article in ADI analog dialogue...; 安_然 Analog electronics

Quad 2-input NAND gate CC4011: The model of the four 2-input NAND gates is CC4011. Please see the figure below for its pin function table. It has 4 NAND gates inside. I only used 3 of them in the circuit, namely 1, 2, and 4, and th...; wcqs01 Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components