EEWORLDEEWORLDEEWORLD

Part Number

Search

5962-8994801MXC

Description
Field Programmable Gate Array, 64 CLBs, 1000 Gates, CMOS, CPGA84, CERAMIC, PGA-84
CategoryProgrammable logic devices    Programmable logic   
File Size53KB,8 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Download Datasheet Parametric View All

5962-8994801MXC Overview

Field Programmable Gate Array, 64 CLBs, 1000 Gates, CMOS, CPGA84, CERAMIC, PGA-84

5962-8994801MXC Parametric

Parameter NameAttribute value
Objectid1458039386
Parts packaging codePGA
package instructionPGA,
Contacts84
Reach Compliance Codeunknown
ECCN code3A001.A.2.C
JESD-30 codeS-CPGA-P84
JESD-609 codee4
length27.94 mm
Configurable number of logic blocks64
Equivalent number of gates1000
Number of terminals84
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize64 CLBS, 1000 GATES
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codePGA
Package shapeSQUARE
Package formGRID ARRAY
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Filter levelMIL-STD-883
Maximum seat height5.207 mm
Nominal supply voltage5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formPIN/PEG
Terminal pitch2.54 mm
Terminal locationPERPENDICULAR
width27.94 mm
®
All new designs should use XC3000A.
Information on XC3000 is presented here
as a reference for existing designs.
XC3000 bitstreams are upward compatible
to XC3000A without modification.
IMPORTANT NOTICE
XC3000
Logic Cell Array Family
Product Specification
Features
Description
XC3000 is the original family of devices in the XC3000
class of Field Programmable Gate Array (FPGA) architec-
tures. The XC3000 family has a proven track record in
addressing a wide range of design applications, including
general logic replacement and sub-systems integration.
For a thorough description of the XC3000 architecture see
the preceding pages of this data book.
The XC3000 Family covers a range of nominal device
densities from 2,000 to 9,000 gates, practically achievable
densities from 1,000 to 6,000 gates. Device speeds,
described in terms of maximum guaranteed toggle fre-
quencies, range from 70 to 125 MHz. The performance of
a completed design depends upon placement and routing
implementation, so, like with any gate array, the final
verification of device utilization and performance can only
be known after the design has been placed and routed.
Industry-leading FPGA family with five device types
– Logic densities from 1,000 to 6,000 gates
– Up to 144 user-definable I/Os
Guaranteed 70- to 125-MHz toggle rates, 9 to 5.5 ns
logic delays
Advanced CMOS static memory technology
– Low quiescent and active power consumption
XC3000-specific features
– Ultra-low current option in Power-Down mode
– 4-mA output sink and source current
– Broad range of package options includes plastic and
ceramic quad flat packs, plastic leaded chip carriers
and pin grid arrays
– 100% bitstream compatible with the XC3100 family
– Commercial, industrial, military, “high rel”, and MIL-
STD-883 Class B grade devices
– Easy migration to XC3300 series of HardWire mask-
programmed devices for high-volume production
Device
XC3020
XC3030
XC3042
XC3064
XC3090
CLBs
64
100
144
224
320
Array
8x8
10 x 10
12 x 12
16 x 14
16 x 20
User I/Os
Max
64
80
96
120
144
Flip-Flops
256
360
480
688
928
Horizontal
Longlines
16
20
24
32
40
Configuration
Data Bits
14,779
22,176
30,784
46,064
64,160
2-153
【ESP32 Learning】Using PWM
Most pins on ESP32 support PWM output. You only need to specify the pin used for PWM, and then you can set the duty cycle through duty. The following program uses PWM to control the brightness of the ...
dcexpert MicroPython Open Source section
MSP430F149+PCF8563 RTC clock is inaccurate
[i=s] This post was last edited by jiayouhan2011 on 2014-7-21 17:21 [/i] Hello everyone: I use MSP430F149+PCF8563. After setting the initial time, I simulate online and print out the actual PC time an...
jiayouhan2011 Microcontroller MCU
How to understand big-endian and little-endian memory systems
As the title says: How should I understand big-endian and little-endian storage systems?...
9043075 Embedded System
When writing a program in ABEL language, what tool is used to generate JED file?
How to write a program in ABEL language? What tool can be used to generate JED files and write programs for GAL16V8?...
Jonsen_yang Embedded System
Does anyone have experience in implementing the PPP protocol on the μC/OS-II operating system? Could you please give me some guidance? I would greatly appreciate it!
Does anyone have experience in implementing PPP protocol on μC/OS-II operating system? Can you give me some guidance? I will reward you handsomely! It's really urgent. Please help me. I will be gratef...
liyanping Embedded System
"Practice together in 2021" + continue to persevere
2020 is an extraordinary year, with both gains and losses 2020 is a confusing year. I have been thinking about where my future will go. I have experienced pain and depression. 2020 was a dull year. I ...
清欢渡 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1068  1693  1282  790  1122  22  35  26  16  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号