EEWORLDEEWORLDEEWORLD

Part Number

Search

AD7549KR

Description
PARALLEL, 4 BITS INPUT LOADING, 0.8 us SETTLING TIME, 12-BIT DAC, CDIP20
Categorysemiconductor    logic   
File Size495KB,8 Pages
ManufacturerADI
Websitehttps://www.analog.com
Download Datasheet Parametric Compare View All

AD7549KR Overview

PARALLEL, 4 BITS INPUT LOADING, 0.8 us SETTLING TIME, 12-BIT DAC, CDIP20

AD7549KR Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals20
Maximum operating temperature85 Cel
Minimum operating temperature-40 Cel
Rated supply voltage15 V
Maximum linear error0.0244 %
Processing package description0.300 INCH, CERDIP-20
stateACTIVE
CraftsmanshipCMOS
packaging shapeRectangle
Package SizeIN-line
Terminal formTHROUGH-hole
Terminal spacing2.54 mm
terminal coatingtin lead
Terminal locationpair
Packaging MaterialsCeramic, Glass-SEALED
Temperature levelINDUSTRIAL
Input formatParallel, 4-bit
Type of converterdigital to analog converter
Input bit encodingbinary, OFFSET binary
Rated settling time0.8000 us

AD7549KR Related Products

AD7549KR AD7549 AD7549SQ AD7549TQ AD7549JR AD7549SE AD7549TE
Description PARALLEL, 4 BITS INPUT LOADING, 0.8 us SETTLING TIME, 12-BIT DAC, CDIP20 PARALLEL, 4 BITS INPUT LOADING, 0.8 us SETTLING TIME, 12-BIT DAC, CDIP20 PARALLEL, 4 BITS INPUT LOADING, 0.8 us SETTLING TIME, 12-BIT DAC, CDIP20 PARALLEL, 4 BITS INPUT LOADING, 0.8 us SETTLING TIME, 12-BIT DAC, CDIP20 PARALLEL, 4 BITS INPUT LOADING, 0.8 us SETTLING TIME, 12-BIT DAC, CDIP20 PARALLEL, 4 BITS INPUT LOADING, 0.8 us SETTLING TIME, 12-BIT DAC, CDIP20 PARALLEL, 4 BITS INPUT LOADING, 0.8 us SETTLING TIME, 12-BIT DAC, CDIP20
Number of functions 1 1 1 1 1 1 1
Number of terminals 20 20 20 20 20 20 20
Maximum operating temperature 85 Cel 85 Cel 85 Cel 85 Cel 85 Cel 85 Cel 85 Cel
Minimum operating temperature -40 Cel -40 Cel -40 Cel -40 Cel -40 Cel -40 Cel -40 Cel
Rated supply voltage 15 V 15 V 15 V 15 V 15 V 15 V 15 V
Maximum linear error 0.0244 % 0.0244 % 0.0244 % 0.0244 % 0.0244 % 0.0244 % 0.0244 %
Processing package description 0.300 INCH, CERDIP-20 0.300 INCH, CERDIP-20 0.300 INCH, CERDIP-20 0.300 INCH, CERDIP-20 0.300 INCH, CERDIP-20 0.300 INCH, CERDIP-20 0.300 INCH, CERDIP-20
state ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE
Craftsmanship CMOS CMOS CMOS CMOS CMOS CMOS CMOS
packaging shape Rectangle Rectangle Rectangle Rectangle Rectangle Rectangle Rectangle
Package Size IN-line IN-line IN-line IN-line IN-line IN-line IN-line
Terminal form THROUGH-hole THROUGH-hole THROUGH-hole THROUGH-hole THROUGH-hole THROUGH-hole THROUGH-hole
Terminal spacing 2.54 mm 2.54 mm 2.54 mm 2.54 mm 2.54 mm 2.54 mm 2.54 mm
terminal coating tin lead tin lead tin lead tin lead tin lead tin lead tin lead
Terminal location pair pair pair pair pair pair pair
Packaging Materials Ceramic, Glass-SEALED Ceramic, Glass-SEALED Ceramic, Glass-SEALED Ceramic, Glass-SEALED Ceramic, Glass-SEALED Ceramic, Glass-SEALED Ceramic, Glass-SEALED
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Input format Parallel, 4-bit Parallel, 4-bit Parallel, 4-bit Parallel, 4-bit Parallel, 4-bit Parallel, 4-bit Parallel, 4-bit
Type of converter digital to analog converter digital to analog converter digital to analog converter digital to analog converter digital to analog converter digital to analog converter digital to analog converter
Input bit encoding binary, OFFSET binary binary, OFFSET binary binary, OFFSET binary binary, OFFSET binary binary, OFFSET binary binary, OFFSET binary binary, OFFSET binary
Rated settling time 0.8000 us 0.8000 us 0.8000 us 0.8000 us 0.8000 us 0.8000 us 0.8000 us
Burn flash source code through jtag under linux.
Burn flash source code through jtag under linux....
呱呱 Linux and Android
About DSP data calibration
, 254, 242)][font=Verdana, Arial, Helvetica, sans-serif]-DSP fixed-point arithmetic[/font][/backcolor][/color] [color=#000][backcolor=rgb(254, 254, 242)][font=Verdana, Arial, Helvetica, sans-serif]1 N...
Aguilera DSP and ARM Processors
Zigbee gateway design, what to do if the control command between the host computer and the coordinator is "open loop"
The host computer of the gateway (usually based on Linux) and the coordinator communicate through serial port commands. The gateway is only responsible for sending commands (usually REQ commands) to t...
罗菜鸟 RF/Wirelessly
Strange phenomenon about water meter
When opening or closing the valve, the display screen becomes very dark the moment it is fully opened or closed, but you can see that the screen is still displaying as required, just very dark! What i...
sunyaping123 Microcontroller MCU
Design of high-speed data acquisition system based on Xilinx FPGA soft core
Abstract: In order to solve the problem of long development time of data acquisition systems with different performance indicators, a method of applying FPGA soft core technology to the design of high...
楞伽山人 FPGA/CPLD
How to consider and design ESD of RF modules?
When hardware engineers design products, ESD immunity is an important consideration. Static electricity is harmful to most electronic products, and RF modules are more sensitive to static electricity....
fish001 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1455  59  2420  2399  1884  30  2  49  38  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号