530EB643M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530EB643M000DG

530EB643M000DG: DescriptionLVPECL Output Clock Oscillator, 643MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530EB643M000DG Overview

LVPECL Output Clock Oscillator, 643MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EB643M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	643 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

A crystal oscillator circuit composed of several gate circuits a

Flashing alarm circuit 03

Anbaolu MB-23 computerized barbecue microwave oven circuit diagram computer control diagram

Hydraulic system overpressure and underpressure alarm circuit

Variable gain amplifier circuit diagram

875p computer motherboard circuit diagram_062

The IC's LOGO is gone, how to confirm the microcontroller model: [font=黑体]My IC's logo is gone. I only know the definition of a few pins, such as VCC-4 pin, GND-26 pin, and the package is QFN33 4mm*4mm[/font] [font=黑体]Can anyone tell me the approximate model? [/fon...; leeray MCU

AD sampling has been used for so long, it's time to get familiar with the internal structure: SAR ADC Internal StructureThe ADC built into the STM32 microcontroller uses the SAR (Successive Approximation) principle to perform the conversion in multiple steps. The number of conversion steps is ...; 可乐zzZ MCU

Isolated IGBT Gate Driver for Three-Phase Inverter Systems: This design uses a 22kW power stage and TI's new reinforced isolated (IGBT) gate driver ISO5852S for various three-phase inverters such as AC drives. This reference design can be used to evaluate the ...; dontium Analogue and Mixed Signal

Solution: Vivado cannot find the ILA core, or finds the ILA but there is no corresponding data line in the window: There are many reasons why the ILA core cannot be found . The most common one is the ILA clock problem. For example, when the ILA is relatively low, this can be solved by setting a lower JTAG clock. A...; littleshrimp FPGA/CPLD

Senior Software Engineer (Ambarella Platform + Image Processing): [color=#c8e1fa][backcolor=rgb(38, 83, 128)][font=punctuation, "][size=14px]Looking forward to joining, coordinates - Shajing, Baoan. Senior software engineer, major in optical instruments, image proce...; 东帝光电 Recruitment

About IAR Serial Download: I am using IAR Embedded Workbench v5.11. Note that it is v5.11. The board is ADuC7026. There is no problem with program compilation and linking, but it always fails when debugging. The prompt is: unab...; dianzi111 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components