5962-8984004LX datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > Programmable logic devices> Programmable logic> 5962-8984004LX

Preview

5962-8984004LX: DescriptionEE PLD, 10ns, CMOS, CDIP24, CERDIP-24; CategoryProgrammable logic devices Programmable logic; File Size226KB，8 Pages; ManufacturerLattice; Websitehttp://www.latticesemi.com

Download Datasheet Parametric Compare View All

5962-8984004LX Overview

EE PLD, 10ns, CMOS, CDIP24, CERDIP-24

5962-8984004LX Parametric

Parameter Name	Attribute value
Maker	Lattice
Parts packaging code	DIP
package instruction	DIP,
Contacts	24
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	1 EXTERNAL CLOCK; REGISTER PRELOAD
maximum clock frequency	58.8 MHz
JESD-30 code	R-GDIP-T24
length	31.875 mm
Dedicated input times	12
Number of I/O lines	8
Number of terminals	24
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	12 DEDICATED INPUTS, 8 I/O
Output function	MACROCELL
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Programmable logic type	EE PLD
propagation delay	10 ns
Certification status	Not Qualified
Maximum seat height	5.08 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
width	7.62 mm
Base Number Matches	1

Preview

Download Datasheet

View All

5962-8984004LX Related Products

	5962-8984004LX	5962-8984002LX	5962-89840023X	5962-8984003LX	5962-89840033X	GAL20V8A-20LR/883	GAL20V8A-15LR/883	5962-89840043X
Description	EE PLD, 10ns, CMOS, CDIP24, CERDIP-24	EE PLD, 20ns, CMOS, CDIP24, CERDIP-24	EE PLD, 20ns, CMOS, CQCC28, LCC-28	EE PLD, 15ns, CMOS, CDIP24, CERDIP-24	EE PLD, 15ns, CMOS, CQCC28, LCC-28	EE PLD, 20ns, PAL-Type, CMOS, CQCC28, LCC-28	EE PLD, 15ns, PAL-Type, CMOS, CQCC28, LCC-28	EE PLD, 10ns, CMOS, CQCC28, LCC-28
Parts packaging code	DIP	DIP	QLCC	DIP	QLCC	QLCC	QLCC	QLCC
package instruction	DIP,	DIP,	QCCN,	DIP,	QCCN,	LCC-28	LCC-28	QCCN,
Contacts	24	24	28	24	28	28	28	28
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown	unknown	unknown
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
Other features	1 EXTERNAL CLOCK; REGISTER PRELOAD	1 EXTERNAL CLOCK; REGISTER PRELOAD	1 EXTERNAL CLOCK; REGISTER PRELOAD	1 EXTERNAL CLOCK; REGISTER PRELOAD	1 EXTERNAL CLOCK; REGISTER PRELOAD	1 EXTERNAL CLOCK; REGISTER PRELOAD	1 EXTERNAL CLOCK; REGISTER PRELOAD	1 EXTERNAL CLOCK; REGISTER PRELOAD
maximum clock frequency	58.8 MHz	33.3 MHz	33.3 MHz	41.6 MHz	41.6 MHz	33.3 MHz	41.6 MHz	58.8 MHz
JESD-30 code	R-GDIP-T24	R-GDIP-T24	S-CQCC-N28	R-GDIP-T24	S-CQCC-N28	S-CQCC-N28	S-CQCC-N28	S-CQCC-N28
length	31.875 mm	31.875 mm	11.43 mm	31.875 mm	11.43 mm	11.4554 mm	11.4554 mm	11.43 mm
Dedicated input times	12	12	12	12	12	12	12	12
Number of I/O lines	8	8	8	8	8	8	8	8
Number of terminals	24	24	28	24	28	28	28	28
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C
organize	12 DEDICATED INPUTS, 8 I/O	12 DEDICATED INPUTS, 8 I/O	12 DEDICATED INPUTS, 8 I/O	12 DEDICATED INPUTS, 8 I/O	12 DEDICATED INPUTS, 8 I/O	12 DEDICATED INPUTS, 8 I/O	12 DEDICATED INPUTS, 8 I/O	12 DEDICATED INPUTS, 8 I/O
Output function	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL	MACROCELL
Package body material	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, GLASS-SEALED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP	DIP	QCCN	DIP	QCCN	QCCN	QCCN	QCCN
Package shape	RECTANGULAR	RECTANGULAR	SQUARE	RECTANGULAR	SQUARE	SQUARE	SQUARE	SQUARE
Package form	IN-LINE	IN-LINE	CHIP CARRIER	IN-LINE	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER
Programmable logic type	EE PLD	EE PLD	EE PLD	EE PLD	EE PLD	EE PLD	EE PLD	EE PLD
propagation delay	10 ns	20 ns	20 ns	15 ns	15 ns	20 ns	15 ns	10 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	5.08 mm	5.08 mm	2.54 mm	5.08 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm
Maximum supply voltage	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	NO	YES	NO	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY
Terminal form	THROUGH-HOLE	THROUGH-HOLE	NO LEAD	THROUGH-HOLE	NO LEAD	NO LEAD	NO LEAD	NO LEAD
Terminal pitch	2.54 mm	2.54 mm	1.27 mm	2.54 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL	QUAD	DUAL	QUAD	QUAD	QUAD	QUAD
width	7.62 mm	7.62 mm	11.43 mm	7.62 mm	11.43 mm	11.4554 mm	11.4554 mm	11.43 mm
Base Number Matches	1	1	1	1	1	1	1	1
Maker	Lattice	Lattice	-	Lattice	Lattice	Lattice	-	Lattice

Recommended Resources

Lighting sound-activated switch circuit using thyristors Part 2

square wave generator circuit

TDA1013B power amplifier circuit diagram

LA4500 power amplifier circuit

TA7233P power amplifier circuit

232 interface circuit implemented by triode

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components