531DC56M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531DC56M0000DGR

531DC56M0000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 56MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531DC56M0000DGR Overview

CMOS/TTL Output Clock Oscillator, 56MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531DC56M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	56 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Light bus speed detection circuit diagram

Short-time working touch switch circuit diagram

Use three voltage regulator star connections to obtain 0-433V voltage circuit diagram

Floating signal source differential input isolation amplifier circuit

400HZ drive circuit diagram

Audio short burst circuit

Quick Start Guide for SI4463 Module with WDS: [i=s]This post was last edited by Chengdu Yibite on 2021-5-13 11:04[/i]1. Introduction Wireless Development Suite (WDS) is a computer terminal software provided by Silicon Labs for configuration and d...; 成都亿佰特 RF/Wirelessly

STM32F407VET6 PWM mutual influence problem: Now the PWM wave comes out.But when it was added to the large program, problems arose. Large program code:I added a timer 4, but the result was wrong. Originally there was only this sentence TIM1_PWM_...; chenbingjy stm32/stm8

Development of an Airborne Three-Phase AC Stabilized Power Supply: Abstract: The development of an airborne three-phase AC stabilized power supply is introduced. The power supply circuit is analyzed, calculated and simulated by computer. High-frequency pulse width mo...; zbz0529 Power technology

Problems with I2C communication of MSP430F2XX series microcontrollers: In the I2C module of USCI, UCB0I2CSA is the Slave Address. The general I2C communication process is the start address + data + (CRC). The master transmission mode response signal can be sent without s...; jeremy9007 Microcontroller MCU

Still about the USB drive: Can anyone tell me how to write a file into a USB drive? What messages does the driver software send and receive? How to create a directory and file name when creating a file in a USB drive? How to fi...; dl_lvhaobo Embedded System

What is the source of the ADC ISR processing clock?: As the title says, when I add some code in while() in main(), the following is a simplified representation: main() { while(1) { if(a == b) { ... } //if } //while } //main The content in the judgment f...; zodd0023870 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components