D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
MC34071,2,4,A
MC33071,2,4,A,
NCV33072,4,A
Single Supply 3.0 V to 44 V
Operational Amplifiers
Quality bipolar fabrication with innovative design concepts are
employed for the MC33071/72/74, MC34071/72/74, NCV33072/74A
series of monolithic operational amplifiers. This series of operational
amplifiers offer 4.5 MHz of gain bandwidth product, 13 V/ms slew rate
and fast settling time without the use of JFET device technology.
Although this series can be operated from split supplies, it is
particularly suited for single supply operation, since the common
mode input voltage range includes ground potential (V
EE
). With a
Darlington input stage, this series exhibits high input resistance, low
input offset voltage and high gain. The all NPN output stage,
characterized by no deadband crossover distortion and large output
voltage swing, provides high capacitance drive capability, excellent
phase and gain margins, low open loop high frequency output
impedance and symmetrical source/sink AC frequency response.
The MC33071/72/74, MC34071/72/74, NCV33072/74,A series of
devices are available in standard or prime performance (A Suffix)
grades and are specified over the commercial, industrial/vehicular or
military temperature ranges. The complete series of single, dual and
quad operational amplifiers are available in plastic DIP, SOIC, QFN
and TSSOP surface mount packages.
Features
http://onsemi.com
PDIP−8
P SUFFIX
CASE 626
8
1
8
1
SOIC−8
D SUFFIX
CASE 751
WQFN10
MT SUFFIX
CASE 510AJ
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Wide Bandwidth: 4.5 MHz
High Slew Rate: 13 V/ms
Fast Settling Time: 1.1
ms
to 0.1%
Wide Single Supply Operation: 3.0 V to 44 V
Wide Input Common Mode Voltage Range: Includes Ground (V
EE)
Low Input Offset Voltage: 3.0 mV Maximum (A Suffix)
Large Output Voltage Swing:
−14.7
V to +14 V (with
±15
V
Supplies)
Large Capacitance Drive Capability: 0 pF to 10,000 pF
Low Total Harmonic Distortion: 0.02%
Excellent Phase Margin: 60°
Excellent Gain Margin: 12 dB
Output Short Circuit Protection
ESD Diodes/Clamps Provide Input Protection for Dual and Quad
NCV Prefix for Automotive and Other Applications Requiring
Unique Site and Control Change Requirements; AEC−Q100
Qualified and PPAP Capable
These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS
Compliant
14
1
PDIP−14
P SUFFIX
CASE 646
14
1
SOIC−14
D SUFFIX
CASE 751A
14
1
TSSOP−14
DTB SUFFIX
CASE 948G
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 17 of this data sheet.
DEVICE MARKING INFORMATION
See general marking information in the device marking
section on page 20 of this data sheet.
©
Semiconductor Components Industries, LLC, 2013
June, 2013
−
Rev. 20
1
Publication Order Number:
MC34071/D
MC34071,2,4,A MC33071,2,4,A, NCV33072,4,A
PIN CONNECTIONS
CASE 626/CASE 751
Offset Null
Inputs
V
EE
1
2
3
4
-
+
8
7
6
5
CASE 646/CASE 751A/CASE 948G
Output 1
Inputs 1
V
CC
Inputs 2
14
-
+
1
4
-
+
13
12
11
+
-
CASE 510AJ
VCC
NC
V
CC
Output
Offset Null
1
2
3
4
5
6
7
Output 4
Inputs 4
V
EE
In 1
Inputs 3
Output 3
In + 1
Output 1
NC
1
2
3
4
10
9
8
7
6
5
Output 2
NC
In 2
In + 2
(Single, Top View)
Output 1
Inputs 1
V
EE
1
2
3
4
-
+
-
+
8
7
6
5
2
3
V
CC
Output 2
Inputs 2
+
-
10
9
8
Output 2
VEE/GND
(Top View)
(Quad, Top View)
(Dual, Top View)
V
CC
Q3
Q1
Q2
R1
Bias
-
Inputs
+
C2
D3
Q19
Base
Current
Cancellation
Q13
Q12
D1
R5
R3
R4
Current
Limit
Q14
Q15
Q16
Q8
Q9
Q10
C1
R2
Q11
Q4
Q5
Q6
Q7
Q17
D2
R6
R7
Output
R8
Q18
V
EE
/GND
Offset Null
(MC33071, MC34071 only)
Figure 1. Representative Schematic Diagram
(Each Amplifier)
MAXIMUM RATINGS
Rating
Supply Voltage (from V
EE
to V
CC
)
Input Differential Voltage Range
Input Voltage Range
Output Short Circuit Duration (Note 2)
Operating Junction Temperature
Storage Temperature Range
ESD Capability, Dual and Quad (Note 3)
Human Body Model
Machine Model
Symbol
V
S
V
IDR
V
IR
t
SC
T
J
T
stg
ESD
HBM
ESD
MM
Value
+44
(Note 1)
(Note 1)
Indefinite
+150
−60
to +150
2000
200
Unit
V
V
V
Sec
°C
°C
V
1. Either or both input voltages should not exceed the magnitude of V
CC
or V
EE
.
2. Power dissipation must be considered to ensure maximum junction temperature (T
J
) is not exceeded (see Figure 2).
3. This device series incorporates ESD protection and is tested by the following methods:
ESD Human Body Model tested per AEC−Q100−002 (JEDEC standard: JESD22−A114)
ESD Machine Model tested per AEC−Q100−003 (JEDEC standard: JESD22−A115)
http://onsemi.com
2
MC34071,2,4,A MC33071,2,4,A, NCV33072,4,A
T
A
= T
low
to T
high
)
ELECTRICAL CHARACTERISTICS
(V
CC
= +15 V, V
EE
=
−15
V, R
L
= connected to ground, unless otherwise noted. See Note 4 for
A Suffix
Characteristics
Input Offset Voltage (R
S
= 100
W,
V
CM
= 0 V, V
O
= 0 V)
V
CC
= +15 V, V
EE
=
−15
V, T
A
= +25°C
V
CC
= +5.0 V, V
EE
= 0 V, T
A
= +25°C
V
CC
= +15 V, V
EE
=
−15
V, T
A
= T
low
to T
high
Average Temperature Coefficient of Input Offset
Voltage
R
S
= 10
W,
V
CM
= 0 V, V
O
= 0 V,
T
A
= T
low
to T
high
Input Bias Current (V
CM
= 0 V, V
O
= 0 V)
T
A
= +25°C
T
A
= T
low
to T
high
Input Offset Current (V
CM
= 0 V, V
O
= 0V)
T
A
= +25°C
T
A
= T
low
to T
high
Input Common Mode Voltage Range
T
A
= +25°C
T
A
= T
low
to T
high
Large Signal Voltage Gain (V
O
=
±10
V, R
L
= 2.0 kW)
T
A
= +25°C
T
A
= T
low
to T
high
Output Voltage Swing (V
ID
=
±1.0
V)
V
CC
= +5.0 V, V
EE
= 0 V, R
L
= 2.0 kW, T
A
= +25°C
V
CC
= +15 V, V
EE
=
−15
V, R
L
= 10 kW, T
A
= +25°C
V
CC
= +15 V, V
EE
=
−15
V, R
L
= 2.0 kW,
T
A
= T
low
to T
high
V
CC
= +5.0 V, V
EE
= 0 V, R
L
= 2.0 kW, T
A
= +25°C
V
CC
= +15 V
,
V
EE
=
−15
V, R
L
= 10 kW, T
A
= +25°C
V
CC
= +15 V, V
EE
=
−15
V, R
L
= 2.0 kW,
T
A
= T
low
to T
high
Output Short Circuit Current (V
ID
= 1.0 V, V
O
= 0 V,
T
A
= 25°C)
Source
Sink
Common Mode Rejection
R
S
≤
10 kW, V
CM
= V
ICR
, T
A
= 25°C
Power Supply Rejection (R
S
= 100
W)
V
CC
/V
EE
= +16.5 V/−16.5 V to +13.5 V/−13.5 V,
T
A
= 25°C
Power Supply Current (Per Amplifier, No Load)
V
CC
= +5.0 V, V
EE
= 0 V, V
O
= +2.5 V, T
A
= +25°C
V
CC
= +15 V, V
EE
=
−15
V, V
O
= 0 V, T
A
= +25°C
V
CC
= +15 V, V
EE
=
−15
V, V
O
= 0 V,
T
A
= T
low
to T
high
Symbol
V
IO
Min
−
−
−
−
Typ
0.5
0.5
−
10
Max
3.0
3.0
5.0
−
Min
−
−
−
−
Non−Suffix
Typ
1.0
1.5
−
10
Max
5.0
5.0
7.0
−
mV/°C
Unit
mV
DV
IO
/DT
I
IB
nA
−
−
−
−
100
−
6.0
−
500
700
50
300
−
−
−
−
100
−
6.0
−
500
700
nA
75
300
V
I
IO
V
ICR
V
EE
to (V
CC
−1.8)
V
EE
to (V
CC
−2.2)
50
25
3.7
13.6
13.4
100
−
4.0
14
−
0.1
−14.7
−
−
−
−
−
−
0.3
−14.3
−13.5
V
EE
to (V
CC
−1.8)
V
EE
to (V
CC
−2.2)
25
20
3.7
13.6
13.4
−
−
−
100
−
4.0
14
−
0.1
−14.7
−
−
−
A
VOL
V/mV
V
OH
V
−
−
−
0.3
−14.3
−13.5
V
V
OL
−
−
−
I
SC
10
20
CMR
PSR
80
80
30
30
97
97
−
−
−
−
10
20
70
70
30
30
97
97
−
−
−
−
mA
dB
dB
I
D
mA
−
−
−
1.6
1.9
−
2.0
2.5
2.8
−
−
−
1.6
1.9
−
2.0
2.5
2.8
4. T
low
=
−40°C
for MC33071,2,4,/A, NCV33074/A T
high
= +85°C for MC33071,2,4,/A, NCV33074/A
= 0°C for MC34071,2,4,/A
= +70°C for MC34071,2,4,/A
=
−40°C
for MC34072,4/V, NCV33072,4A
= +125°C for MC34072,4/V, NCV33072,4A
Case 510AJ T
low
/T
high
guaranteed by product characterization.
http://onsemi.com
3
MC34071,2,4,A MC33071,2,4,A, NCV33072,4,A
AC ELECTRICAL CHARACTERISTICS
(V
CC
= +15 V, V
EE
=
−15
V, R
L
= connected to ground. T
A
= +25°C, unless otherwise noted.)
A Suffix
Characteristics
Slew Rate (V
in
=
−10
V to +10 V, R
L
= 2.0 kW, C
L
= 500 pF)
A
V
= +1.0
A
V
=
−1.0
Setting Time (10 V Step, A
V
=
−1.0)
To 0.1% (+1/2 LSB of 9−Bits)
To 0.01% (+1/2 LSB of 12−Bits)
Gain Bandwidth Product (f = 100 kHz)
Power Bandwidth
A
V
= +1.0, R
L
= 2.0 kW, V
O
= 20 V
pp
, THD = 5.0%
Phase margin
R
L
= 2.0 kW
R
L
= 2.0 kW, C
L
= 300 pF
Gain Margin
R
L
= 2.0 kW
R
L
= 2.0 kW, C
L
= 300 pF
Equivalent Input Noise Voltage
R
S
= 100
W,
f = 1.0 kHz
Equivalent Input Noise Current
f = 1.0 kHz
Differential Input Resistance
V
CM
= 0 V
Differential Input Capacitance
V
CM
= 0 V
Total Harmonic Distortion
A
V
= +10, R
L
= 2.0 kW, 2.0 V
pp
≤
V
O
≤
20 V
pp
, f = 10 kHz
Channel Separation (f = 10 kHz)
Open Loop Output Impedance (f = 1.0 MHz)
Symbol
SR
8.0
−
t
s
−
−
3.5
−
10
13
1.1
2.2
4.5
160
−
−
−
−
−
−
8.0
−
−
−
3.5
−
10
13
1.1
2.2
4.5
160
−
−
−
−
−
−
ms
Min
Typ
Max
Min
Non−Suffix
Typ
Max
Unit
V/ms
GBW
BW
f
m
MHz
kHz
Deg
−
−
−
−
−
−
−
−
−
−
−
60
40
12
4.0
32
0.22
150
2.5
0.02
120
30
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
−
60
40
12
4.0
32
0.22
150
2.5
0.02
120
30
−
−
dB
−
−
−
−
−
−
−
−
−
nV/
√
Hz
pA/
√
Hz
MW
pF
%
dB
W
A
m
e
n
i
n
R
in
C
in
THD
−
|Z
O
|
Single Supply
3.0 V to 44 V
V
CC
1
2
3
4
V
EE
V
EE
V
CC
Split Supplies
V
CC
+|V
EE
|≤44 V
V
CC
2
1
3
2
3
4
V
EE
V
EE
Offset nulling range is approximately
±
80 mV with a 10 k
potentiometer (MC33071, MC34071 only).
-
+
4
10 k
5
V
CC
7
6
1
Figure 2. Power Supply Configurations
Figure 3. Offset Null Circuit
http://onsemi.com
4
京公网安备 11010802033920号
EEWORLD
