EEWORLDEEWORLDEEWORLD

Part Number

Search

5962-9759901QXX

Description
Flash PLD, 24ns, CMOS, CPGA160, PGA-160
CategoryProgrammable logic devices    Programmable logic   
File Size347KB,16 Pages
ManufacturerCypress Semiconductor
Download Datasheet Parametric Compare View All

5962-9759901QXX Overview

Flash PLD, 24ns, CMOS, CPGA160, PGA-160

5962-9759901QXX Parametric

Parameter NameAttribute value
MakerCypress Semiconductor
Parts packaging codePGA
package instructionPGA,
Contacts160
Reach Compliance Codeunknown
ECCN code3A001.A.2.C
maximum clock frequency50 MHz
JESD-30 codeS-CPGA-P160
Dedicated input times1
Number of I/O lines128
Number of terminals160
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize1 DEDICATED INPUTS, 128 I/O
Output functionMACROCELL
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codePGA
Package shapeSQUARE
Package formGRID ARRAY
Programmable logic typeFLASH PLD
propagation delay24 ns
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class Q
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal formPIN/PEG
Terminal locationPERPENDICULAR
Base Number Matches1

5962-9759901QXX Related Products

5962-9759901QXX 5962-9759901QZX 5962-9759902QZX 5962-9759901QXC 5962-9759902QXX
Description Flash PLD, 24ns, CMOS, CPGA160, PGA-160 Flash PLD, 24ns, CMOS, CQFP160, CAVITY-UP, CERAMIC, QFP-160 Flash PLD, 19ns, CMOS, CQFP160, CAVITY-UP, CERAMIC, QFP-160 Flash PLD, 24ns, 128-Cell, CMOS, CPGA160, PGA-160 Flash PLD, 19ns, CMOS, CPGA160, PGA-160
Parts packaging code PGA QFP QFP PGA PGA
package instruction PGA, QFP, QFP, PGA, PGA160M,15X15 PGA,
Contacts 160 160 160 160 160
Reach Compliance Code unknown unknown unknown unknown unknown
ECCN code 3A001.A.2.C 3A001.A.2.C 3A001.A.2.C 3A001.A.2.C 3A001.A.2.C
maximum clock frequency 50 MHz 50 MHz 62.5 MHz 50 MHz 62.5 MHz
JESD-30 code S-CPGA-P160 S-CQFP-G160 S-CQFP-G160 S-CPGA-P160 S-CPGA-P160
Dedicated input times 1 1 1 1 1
Number of I/O lines 128 128 128 128 128
Number of terminals 160 160 160 160 160
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C -55 °C -55 °C -55 °C
organize 1 DEDICATED INPUTS, 128 I/O 1 DEDICATED INPUTS, 128 I/O 1 DEDICATED INPUTS, 128 I/O 1 DEDICATED INPUTS, 128 I/O 1 DEDICATED INPUTS, 128 I/O
Output function MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
encapsulated code PGA QFP QFP PGA PGA
Package shape SQUARE SQUARE SQUARE SQUARE SQUARE
Package form GRID ARRAY FLATPACK FLATPACK GRID ARRAY GRID ARRAY
Programmable logic type FLASH PLD FLASH PLD FLASH PLD FLASH PLD FLASH PLD
propagation delay 24 ns 24 ns 19 ns 24 ns 19 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Filter level MIL-PRF-38535 Class Q MIL-PRF-38535 Class Q MIL-PRF-38535 Class Q MIL-PRF-38535 Class Q MIL-PRF-38535 Class Q
Maximum supply voltage 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
Nominal supply voltage 5 V 5 V 5 V 5 V 5 V
surface mount NO YES YES NO NO
technology CMOS CMOS CMOS CMOS CMOS
Temperature level MILITARY MILITARY MILITARY MILITARY MILITARY
Terminal form PIN/PEG GULL WING GULL WING PIN/PEG PIN/PEG
Terminal location PERPENDICULAR QUAD QUAD PERPENDICULAR PERPENDICULAR
Base Number Matches 1 1 1 1 1
Maker Cypress Semiconductor Cypress Semiconductor - - Cypress Semiconductor
Other features - FOR SHIPPING METHOD CONTACT SALES FOR SHIPPING METHOD CONTACT SALES YES -
Infrared communication problem
// IrServerDlg.cpp : implementation file // #include "stdafx.h" //#include "Winsock2.h" #include "IrServer.h" #include "IrServerDlg.h" #ifdef _DEBUG #define new DEBUG_NEW #undef THIS_FILE static char ...
susion Embedded System
Verilog Programming Questions
A black gold AX301 development board, the main control chip is Altera's EP4CE6F17C8; a GPRS module, the communication chip is SIM900. The AX301 development board is connected to the GPRS module throug...
静静地期待 FPGA/CPLD
CD-ROM drive does not read disks. Dust is the enemy.
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:57[/i]After using it for a year, my friend's optical drive began to show signs of fatigue. He could still read better discs, but when h...
lorant Mobile and portable
Ufun schematic diagram introduction (2)
[size=4][color=#ff0000][b]Previous situation: [/b][/color][/size] [url=https://bbs.eeworld.com.cn/thread-492205-1-1.html]UFUN Learning Board Overview [/url][size=4] [/size][url=https://bbs.eeworld.com...
nmg Integrated technical exchanges
[LDO common terms 1] line regulation and load regulation
Line Regulation  1. Definition: Also known as source effect or grid regulation, it refers to the fluctuation of output voltage with linear change of input voltage, under the condition of full load. (W...
zch_genius Power technology
Stepper motor acceleration and deceleration
2812 control driver drives the stepper motor, signal pulse and direction pulse control the motor, acceleration and deceleration means changing the pulse frequency. Does anyone have the acceleration an...
aitingshu1988 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2623  1091  813  1259  332  53  22  17  26  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号