EEWORLDEEWORLDEEWORLD

Part Number

Search

530EA489M000DGR

Description
LVPECL Output Clock Oscillator, 489MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530EA489M000DGR Overview

LVPECL Output Clock Oscillator, 489MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EA489M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency489 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
How to achieve 20m ultrasonic distance measurement
I have done ultrasonic ranging before, but the range was about 5m. Now I want to reach 20m. I have seen products from SensComp, but the cost is too high, and all the components are imported. Some peop...
672192076 Embedded System
LM3S8962 Study Notes 3——SD Card Read and Write Routine Analysis
After looking at the routines and related materials provided by lm3s8962, I feel that a transplanted FatFs module is used to implement the reading and writing functions of the SD card. The routine mat...
drjloveyou Microcontroller MCU
Meixin Award Live Broadcast: Supporting Integrated Digital IO Technology for Industrial Systems Registration Open
Meixin Award Live Broadcast: Supporting Integrated Digital IO Technology for Industrial Systems Registration OpenClick here to registerLive broadcast time: 10:00-11:30 am, June 3, 2021Live broadcast t...
EEWORLD社区 Industrial Control Electronics
6748 External mDDR SDRAM Issues
I have a question for you. I am using a 6748 chip, and the DDR interface is connected to mDDR SDRAM. The problem I am facing is that I use a small program to write numbers into the SDRAM and then read...
zhr DSP and ARM Processors
AC regulated power supply with wide range adaptability
Based on extensive investigations and long-term accumulated experience, it is necessary to configure military electronic equipment with high reliability, high performance, and high stability AC stabil...
zbz0529 Power technology
Help with serial port driver issues based on ucos
I am writing a serial port driver for ucos recently. I need to implement the functions of receiving and sending data. I use IAR as the development environment. I have searched for a long time on the I...
liuliu987 Real-time operating system RTOS

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1256  802  1867  2882  897  26  17  38  59  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号