EEWORLDEEWORLDEEWORLD

Part Number

Search

550BE900M570BGR

Description
LVDS Output Clock Oscillator, 900.57MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size556KB,44 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

550BE900M570BGR Overview

LVDS Output Clock Oscillator, 900.57MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

550BE900M570BGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Maximum control voltage3.63 V
Minimum control voltage
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate25 ppm
frequency stability20%
JESD-609 codee4
Manufacturer's serial number550
Installation featuresSURFACE MOUNT
Nominal operating frequency900.57 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size177.8mm x 127.0mm x 41.91mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
Si550
V
O L TA G E
- C
O N T R O L L E D
C
R Y S TA L
O
S C I L L A T O R
(V CX O)
10 MH
Z T O
1.4 G H
Z
Features
Available with any-rate output
frequencies from 10 MHz to
945 MHz and selected frequencies
to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance
3x better frequency stability than
SAW based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, & CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Lead-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET / SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 6.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 is available with
any-rate output frequency from 10 to 945 MHz and selected frequencies to
1400 MHz. Unlike traditional VCXO’s where a different crystal is required for
each output frequency, the Si550 uses one fixed crystal to provide a wide
range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In
addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems. The Si550 IC-based VCXO is
factory configurable for a wide variety of user specifications, including
frequency, supply voltage, output format, tuning slope, and temperature
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
CLK–
CLK+
Fixed
Frequency
XO
Any-rate
10-1400 MHz
DSPLL
®
Clock Synthesis
ADC
Vc
OE
GND
Rev. 0.5 7/06
Copyright © 2006 by Silicon Laboratories
Si550
RS232 9-pin to 15-pin
How do I convert the RS232 9-pin interface to a 15-pin one? Thank you! A complete one would be best!...
13711088469 Embedded System
ON Semiconductor makes your design better
ON Semiconductor has a very rich product line, with solutions for various application fields, rich design resources and documents, and many ways to get technical support. I like to use ON Semiconducto...
1055875333 Electronics Design Contest
What book should I read to quickly understand TCP/IP protocol?
From EEWORLD cooperation group: arm linux fpga embedded 0 (49900581) What book can I read to quickly understand the TCP/IP protocol. Or how to quickly understand it. Is there any good method? Thank yo...
梦之路 FPGA/CPLD
[Urgent] A novice asks about the problem of importing dll into wince kernel
I already have a dll file with a USB driver, and I want to import this dll into the wince system. I checked some information and copied the dll file to the path where the previously compiled nk.bin is...
yuyangjing Embedded System
Shenzhen Chengxingyi Electronics Co., Ltd. Sample Charge Standard
1.Single-sided board : ( free of testing fee , flying probe test before shipment ) Single panel all panels plus 50 yuan 5*5CM for 10pcs or less, 50 yuan postage for customers 10x10cm , 10pcs or less, ...
cxypuiop MCU
About the PGD pin of LM25011
[font=Arial][size=1][font=Arial][size=5][align=left]Hi everyone, I am a newbie in power supply. Today I looked at the SPEC of LM25011, there is a PGD pin, the SPEC mentioned the function of this pin: ...
oldstone Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1055  1766  1243  248  1114  22  36  26  5  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号