530QA67M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530QA67M0000DGR

530QA67M0000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 67MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530QA67M0000DGR Overview

CMOS/TTL Output Clock Oscillator, 67MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530QA67M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	67 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Local oscillator circuit of heterodyne radio

Multiple feedback bridge T-type oscillator circuit diagram

AC grid powered light emitting diode circuit

Voltage controlled gain amplifier circuit

Y-△ starting circuit that can prevent arcing short circuit

I didn’t expect that Musk’s SpaceX manned spacecraft programming used C++ and Python: On May 31, after overcoming numerous difficulties, Musk's SpaceX manned spacecraft was successfully launched . This was the first time the United States has launched a manned spacecraft since 2011. It...; eric_wang Talking

How to use stract in EVC? 30 minutes to send: How to use this sentence in EVC: strcat(tmp, "windows"); 1. How should tmp be defined? 2. Do I need to add any header files? 3. How should strcat(tmp, "windows"); be modified to achieve the same funct...; carrie1026 Embedded System

ESP32-S2-Saola-1 运行 circuitpython（2）: Let's look at the memory first. Use gc.mem_free() to check and find that there is only 64K. ESP32-S2 has 320KB of SRAM, which is less than ESP32. In addition, the circuitpython system occupies a part ...; dcexpert MicroPython Open Source section

Ask about IAR compilation problems, stack, interrupt: I would like to ask experts for help. Recently, when I debug a program with IAR, the following error always occurs. I have not found the reason. Can you give me some suggestions? I would like to see i...; mz6605 stm32/stm8

pic ask for advice: Can pic be used for flight control?...; yyyyyx Microchip MCU

Electronic components: some tips on designing the first DSP board: It has been more than a month since I started to get in touch with DSP on August 1, 2006. It is really not easy to go from debugging and getting familiar with DSP on my own development board to design...; 咖啡不加糖 PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components