531JA43M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531JA43M0000DGR

531JA43M0000DGR: DescriptionCMOS Output Clock Oscillator, 43MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531JA43M0000DGR Overview

CMOS Output Clock Oscillator, 43MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531JA43M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	43 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Combination lamp lighting circuit

Heart sound pulse sensor preamplifier circuit diagram

Christmas flashing LED display

DC and DC converter circuit diagram with magnetic amplifier

Clever use of TDA2030 as DC stabilized power supply circuit diagram

video demodulator

Why should mobile operating systems be unified?: Is it the general trend now to unify mobile phone operating systems?...; ojo Embedded System

Launchpad msp430 PWM experiment: #include "msp430g2231.h" #define PWM BIT6 int main( void ) { unsigned int i; unsigned char flag; flag = 1; i = 0; // Stop watchdog timer to prevent time out reset WDTCTL = WDTPW + WDTHOLD; TACTL = TAS...; fish001 Microcontroller MCU

Teacher Xia Yuwen talks about the entry-level learning of FPGA engineers (Beijing Zhixin FPGA Academy): Teacher Xia Yuwen talks about the entry-level learning of FPGA engineers ( Beijing Zhixin FPGA Academy )1. You must know whether you are suitable to be an engineer. Check your personality to see if yo...; fpgaw FPGA/CPLD

2014 National Electronic Design Competition Registration Opens: [i=s] This post was last edited by paulhyde on 2014-9-15 03:18 [/i] The registration for the 2014 National Electronic Design Competition has started. Everyone who participated in this year's competiti...; jiegenghua900 Electronics Design Contest

Help: 2440 How to transfer files using TCP: Newbie help: I want to transfer the bmp file collected by 2440 to the PC. I have a TCP example under EVC that can transfer strings. How do I transfer files? It would be best if I have the source code....; love3song Embedded System

[Review of Arteli Development Board AT32F421] 3. Questions about the operation of external settings, is it not easy to use?: [i=s]This post was last edited by ddllxxrr on 2021-4-11 16:38[/i]I thought bit manipulation was very simple, but it was this simple operation that ruined my whole day. I had to declare that the bit ma...; ddllxxrr Domestic Chip Exchange

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components