50294-1052HLF datasheet, PDF - EEWORLD Datasheet

50294-1052HLF: DescriptionBoard Connector, 156 Contact(s), 3 Row(s), Female, Right Angle, 0.1 inch Pitch, Solder Terminal, Locking, Receptacle, LEAD FREE; CategoryThe connector The connector; File Size445KB，5 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

50294-1052HLF Overview

Board Connector, 156 Contact(s), 3 Row(s), Female, Right Angle, 0.1 inch Pitch, Solder Terminal, Locking, Receptacle, LEAD FREE

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Amphenol
package instruction	LEAD FREE
Reach Compliance Code	compliant
ECCN code	EAR99
Board mount options	HOLE .099-.111
body width	0.36 inch
subject depth	0.72 inch
body length	5.95 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (30)/GOLD FLASH OVER PALLADIUM NICKEL (30)
Contact completed and terminated	Tin (Sn)
Contact point gender	FEMALE
Contact material	BERYLLIUM COPPER
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Filter function	NO
IEC compliance	NO
insulator material	GLASS FILLED THERMOPLASTIC
JESD-609 code	e3
MIL compliance	NO
Manufacturer's serial number	50294
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Mixed contacts	NO
Installation option 1	LOCKING
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
PCB row number	3
Number of rows loaded	3
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
polarization key	POLARIZED HOUSING
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.18 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	156
UL Flammability Code	94V-0
Base Number Matches	1

PDM: Rev:R

STATUS:

Released

Printed: May 13, 2011

Design and implementation of a multi-port SDRAM controller: Abstract: A multi-port SDRAM controller based on FPGA is designed and implemented, which can be used for multiple data caches and can efficiently utilize bandwidth. This paper adopts the design concep...; bkkman DIY/Open Source Hardware

stm32hardfaultexception problem thanks: I made a small board with ucos+stm32 for analog acquisition of modbus. After a while, it can run normally when nothing is connected to the acquisition end and the acquisition result is zero. However, ...; zry113 stm32/stm8

Can the STM32 with FSMC support multiple SRAMs?: I want to connect 4 8Mbit SRAMs,is that ok?...; fs3328787 stm32/stm8

Windows mobile c++ group: 14753690.: Welcome to join the group. Windows mobile c++ group: 14753690....; czl1983 Embedded System

MSC driver optimization of VSF's USB slave protocol stack: [i=s]This post was last edited by versaloon on 2015-12-14 19:45[/i] The MSC part of the USB slave protocol stack in VSF was previously implemented using a round-robin architecture. Now that VSF has ad...; versaloon Embedded System

Question about C2000 NOP instruction: I don't understand the functional description of the NOP instruction on page 6-250 in the document SPRU430E "TMS320C28X CPU and Instruction Set Reference Guide". What exactly is done? From the OpCode,...; 社会实践 Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components