EEWORLDEEWORLDEEWORLD

Part Number

Search

75781-214-48

Description
Board Connector, 48 Contact(s), 2 Row(s), Male, Straight, Solder Terminal
CategoryThe connector    The connector   
File Size376KB,2 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

75781-214-48 Overview

Board Connector, 48 Contact(s), 2 Row(s), Male, Straight, Solder Terminal

75781-214-48 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerAmphenol
Reach Compliance Codecompliant
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD (50) OVER NICKEL
Contact completed and terminatedGold (Au) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee4
MIL complianceNO
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded2
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts48
UL Flammability Code94V-0
Base Number Matches1
PDM: Rev:H
STATUS:
Released
Printed: Apr 09, 2002
Pocket Experiment Platform for MSP430G2553
There is a place to insert a TF card. Is there any limitation on the TF card in the Pocket Experiment Platform G2? I remember hearing that the memory should be less than 128M?...
HMK Microcontroller MCU
Electronic simulation of C51 and AVR51 in C language
As the title says: Which electronic simulation software can simulate the program code of C51 and AVR51? Can you recommend a good book? Which friend can help recommend it? Thank you very much!!...
liwei5613 Programming Basics
Solution for gyroscope self-test?
This is my first time using the MPU6050 gyroscope and I have encountered some problems. Please give me some advice. Thank you. 1. I used the DMP library, but the self-test failed. Later, I blocked the...
15013879084 stm32/stm8
VGA display ping-pong operation
When doing VGA, data is first cached in SDRAM and then read out to VGA. I have seen many devices use ping-pong design, which divides the BANK in SDRAM and performs read and write operations separately...
HAORUIMIN FPGA/CPLD
Urgent, help, please help me analyze the circuit, I am confused
The first picture says that it is a core oscillator on the upper left, and the two switches on the lower right are LTC6943. I don't understand what they are. The second picture is an example of this L...
电路小学徒 Analog electronics
A Verilog HDL Implementation of CAM Based on Shift Register
[b]Abstract[/b]: A scheme for designing CAM using Verilog HDL. The scheme is based on shift registers. The implemented CAN has the characteristics of reconfigurable word length, easy expansion, and fa...
maker FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 860  1258  2197  2344  105  18  26  45  48  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号