530AB261M000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530AB261M000BG

530AB261M000BG: DescriptionLVPECL Output Clock Oscillator, 261MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AB261M000BG Overview

LVPECL Output Clock Oscillator, 261MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB261M000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	261 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Collection of switching mode power supply circuit diagrams, please collect it quickly

Bistable flip-flop practical circuit c

Suspended constant current charging circuit diagram

Gas and smoke alarm circuit using unidirectional thyristor

YD series dental drill speed regulator circuit

IPM module internal schematic diagram

AD20 PCB copper plating PR, the copper plating is filled before it is closed. How to set it to not be filled before it is closed and displayed in dotted line form?: AD20 PCB copper plating PR, the copper plating is filled before it is closed. How to set it to not be filled before it is closed and displayed in dotted line form? Do not fill before closingAD20 is fi...; 周旭权 PCB Design

Please explain this hardware circuit~~~~~: original:Since the wheelchair controller uses bipolar mode, there are four power tubes: T1 , T2 , T3 , T4 , among which the PWM pulse signals of T1 and T4 are the same, the PWM pulses of T2 and T3 are...; saikk DSP and ARM Processors

Using stm32f4 internal ram as cache displays normally, but using sdram displays fuzzy images!: [color=#000][backcolor=rgb(209, 217, 226)][font=Simsun]Using internal ROM as LTDC cache address display is normal: [/font][/backcolor][/color] [color=#000][backcolor=rgb(209, 217, 226)][font=Simsun]Us...; 2459878559 stm32/stm8

Ask a question about message queues: I have been testing related projects these days, and there is a question that I don't understand: There are two tasks A and B in the vxworks environment, B has a higher priority. B receives messages a...; dandantcb Embedded System

LPC2132 driving ILI9320 TFT program problem: This is a program for TFT to display a red picture, but when running on the board, it takes almost an hour to display a complete picture. I don't know why. Please give me some advice.....................; Randy302 MCU

arm linux driver make error, please help me: A driver compiled using the 2.6.22 kernel and the cross compiler is arm-linux-gcc 3.4.1. The following is my makefile: KERNELDIR :=/home/arm/linux-2.6.22.19 PWD :=$(shell pwd) CFLAGS =-D__KERNEL__ -DM...; xiongyi6 Linux and Android

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components