EEWORLDEEWORLDEEWORLD

Part Number

Search

50073-6084K

Description
Board Connector, 336 Contact(s), 4 Row(s), Male, Straight, Solder Terminal
CategoryThe connector    The connector   
File Size286KB,2 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

50073-6084K Overview

Board Connector, 336 Contact(s), 4 Row(s), Male, Straight, Solder Terminal

50073-6084K Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerAmphenol
Reach Compliance Codecompliant
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD (15)
Contact completed and terminatedGOLD (15)
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee4
MIL complianceNO
Manufacturer's serial number50073
Mixed contactsYES
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded4
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts336
Base Number Matches1
Can a 5V crystal oscillator be connected in series with a resistor for use with a 3.3V CPLD?
[i=s] This post was last edited by tcxz111 on 2016-12-13 09:36 [/i] The 5V crystal oscillator is used for the CAN controller. Due to timing reasons, it is hoped that the CPLD and the CAN controller ca...
tcxz111 FPGA/CPLD
An even number of NOT gates with a short delay prevents optimization issues
I want to ask, if I write a VHDL program that uses an even number of NOT gates to perform a short delay and then output, what is the statement that can be added to the synthesis constraint comment par...
eeleader FPGA/CPLD
ON Semiconductor's 0.55mm package DC/DC converter is suitable for portable devices
ON Semiconductor has launched the NCP1526 synchronous DC/DC step-down converter , which integrates a low-noise low-dropout regulator ( LDO ) and adopts a unique 0.55mm ultra-thin DFN package , which i...
fighting Analog electronics
Factors and methods to consider when selecting Xilinx chips
Factors and methods to consider when selecting Xilinx chips...
ttllf FPGA/CPLD
FPGA programming failed
PCBA related voltage test is normal: The attached page appears, what is the reason? [img=0,1]file:///C:\Users\Administrator\AppData\Roaming\Tencent\Users\164484884\QQ\WinTemp\RichOle\0PHPASDMZ~%H)NZ5X...
dsun512 FPGA/CPLD
I think the company is wasting money hiring me
The company I'm working for now is quite strange. When they have something for me to do, they rush me to death. After the circuit and board are drawn, the various processes are delayed to death when s...
lingking Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2891  2118  2852  2134  680  59  43  58  14  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号