EEWORLDEEWORLDEEWORLD

Part Number

Search

531NA245M000DGR

Description
LVDS Output Clock Oscillator, 245MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531NA245M000DGR Overview

LVDS Output Clock Oscillator, 245MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531NA245M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency245 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
MCU AD acquisition is inaccurate
As shown in the figure, the left end is divided by a resistor, and then connected to PA0 after passing through a voltage follower and an optocoupler. However, the collected voltage is different from t...
joezz624 Microchip MCU
SDRAM serial port experiment modification chapter [can be tested normally]
A few days ago, I bought an Espier V1.1 FPGA circuit board. I was attracted by the advanced chip Cyclone4. At the same time, the board has 256Mbit SDR SDRAM, which is rich in resources and more playab...
goodeew FPGA/CPLD
Network Optimization Solution
ZTE's softswitch large-capacity integrated access media gateway ZXSS10 M100/ZXMSG9000 is used to transform the tandem office. The data management and service provision of the end office users are unif...
xiaomi_1981 Embedded System
Is there anyone who has studied TCPMP? I would like to ask where to modify the position of the play/pause control at the top?
Is there anyone who studies TCPMP? I want to ask where to modify the position of the play/pause control at the top? I want to put the file, options, play, pause, and full screen controls at the bottom...
asdfjkl12345 Embedded System
TI experts talk about single-supply high-precision rectifiers
Author: Rick Downs, Texas Instruments (TI) Precision Analog Applications Engineering Manager[/size][/font][/color] [align=left][color=#000][font=宋体][size=12px]When the absolute value of a signal is ne...
qwqwqw2088 Analogue and Mixed Signal
Today at 10:00 AM, live broadcast with prizes: Infineon MERUS Class D audio amplifier's multi-level technology and its advantages
Today at 10:00 AM, live broadcast with prizes: Infineon MERUS Class D audio amplifier's multi-level technology and its advantagesClick here to enter the live broadcastLive broadcast time: October 27, ...
EEWORLD社区 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2765  376  1017  2588  1941  56  8  21  53  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号