530QC338M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530QC338M000DG

530QC338M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 338MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530QC338M000DG Overview

CMOS/TTL Output Clock Oscillator, 338MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530QC338M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	338 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Capacitor step-down power-saving circuit b

Integrated circuit BTL amplifier 02

ultrasonic receiver

CMOS-Light Emitting Diode LED Interface

Half-bridge wiring diagram of SCALE driver

Computer motherboard circuit diagram 830_23

Regarding the problem of occasional duplication of serial port reading in the driver: I have a problem. When the application layer calls my driver to read the serial port, there are occasional duplications. For example, the data that should be 6 bits is read as 12 bits. Sometimes 12 bi...; daqiic Embedded System

ICkey accepted an interview with "International Electronic Business": Big integration: How can local distributors win over the world?In early August this year, Avnet quietly announced the acquisition of two electronic component distributors in Taiwan, namely Taiwan De-Y...; c709244459 Talking about work

Help: From the programs written by others, I found two ways for the host to read the slave data Method 1: First set the high and low of SDA and SCL, then if((P4IN0x80)0) {......} Method 2: Set SCL, SDA, the...; zzbaizhi Microcontroller MCU

【Texas Instruments Video】Overview of the WEBENCH Schematic Editor: [i=s]This post was last edited by dontium on 2015-1-23 11:12[/i] Jeff introduces you to the latest editing and simulation feature of WEBENCH: the schematic editor, which can help engineers customize p...; 德州仪器_视频 Analogue and Mixed Signal

Custom segments and CMD in DSP: [align=left][color=#000]1. COFF format[/color][/align][align=left][color=#000]1> Common Object File Format is a popular binary executable file format. Binary executable files include library files (li...; zhangmangui DSP and ARM Processors

Why do I keep getting the error of missing semicolon near "always" in tasks?: task delay; //delay task output b; reg[23:0] cnt; always @ (posedge clk or negedge rst_n) if(!rst_n ) begin cnt <= 24'd0; b<=0;end else if(cnt==24'he4e1c0) begin b<=1;cnt <= 24'd0;end else begin cnt <...; liaojun3692 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components