EEWORLDEEWORLDEEWORLD

Part Number

Search

530UB46M0000DG

Description
CMOS/TTL Output Clock Oscillator, 46MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530UB46M0000DG Overview

CMOS/TTL Output Clock Oscillator, 46MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530UB46M0000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency46 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
How to use SPI with stm32F429 connected to W5500?
Use stm32f429's SPI5 to connect to W5500 and call the SPI5's DMA channel Set as server and PC as client. The program uses the officially downloaded driver, which has been modified to support DMA. In t...
麻袋 stm32/stm8
In the past October, a milestone event occurred in the smart home industry.
CSA, an international organization of 550 technology companies dedicated to developing open standards for the Internet of Things, announced in early October that the Matter 1.0 technical specification...
btty038 RF/Wirelessly
ESP8266 build environment import project compilation failed
I bought an ESP8266 module, built a development environment, imported a project, and got a compilation error, as shown in the figureCould you please tell me how to solve this problem? Thank you!...
chenbingjy RF/Wirelessly
Has anyone done a simulation project of Gaussian white noise superimposed on a sine signal? This is the Gaussian white noise of cell automation
module CellularAutomata#(parameter INIT_VEC = 32'b0100_1000_0001_0010_0100_1000_0001_0010,parameter RULE_VEC = 32'b0000_1100_0100_0111_0000_1100_0000_0110,N = 32 )(input clk_i, reset,//鍏ㄥ眬淇″彿output [N...
zzszhang123456 FPGA/CPLD
Thermal Considerations for GaN Power Stage Design
Thermal design is an important consideration in any power electronic converter. Optimizing thermal design enables engineers to use GaN in a variety of power levels, topologies and applications. This a...
btty038 RF/Wirelessly
Questions about full bridge inverter
[i=s]This post was last edited by Baboerben on 2022-11-16 08:48[/i]I would like to ask about the circuit of a full-bridge inverter. The picture below is a grid-connected circuit. The left side is the ...
灞波儿奔 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1152  152  440  1072  2799  24  4  9  22  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号