EEWORLDEEWORLDEEWORLD

Part Number

Search

5962R9658801QCC

Description
Bus Driver, AC Series, 1-Func, 8-Bit, True Output, CMOS, CDIP20, SIDE BRAZED, CERAMIC, DIP-20
Categorylogic    logic   
File Size232KB,10 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

5962R9658801QCC Overview

Bus Driver, AC Series, 1-Func, 8-Bit, True Output, CMOS, CDIP20, SIDE BRAZED, CERAMIC, DIP-20

5962R9658801QCC Parametric

Parameter NameAttribute value
MakerCobham Semiconductor Solutions
Parts packaging codeDIP
package instructionDIP,
Contacts20
Reach Compliance Codeunknown
seriesAC
JESD-30 codeR-CDIP-T20
JESD-609 codee4
Logic integrated circuit typeBUS DRIVER
Number of digits8
Number of functions1
Number of ports2
Number of terminals20
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output characteristics3-STATE
Output polarityTRUE
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
propagation delay (tpd)18 ns
Certification statusNot Qualified
Filter levelMIL-STD-883
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
total dose100k Rad(Si) V
width7.62 mm
Base Number Matches1
Standard Products
UT54ACS373/UT54ACTS373
Octal Transparent Latches with Three-State Outputs
Datasheet
November 2010
www.aeroflex.com/logic
PINOUTS
FEATURES
8 latches in a single package
Three-state bus-driving true outputs
Full parallel access for loading
1.2μ
CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 20-pin DIP
- 20-lead flatpack
UT54ACS373 - SMD 5962-96588
UT54ACTS373 - SMD 5962-96589
DESCRIPTION
The UT54ACS373 and the UT54ACTS373 are 8-bit latches
with three-state outputs designed for driving highly capacitive
or relatively low-impedance loads. The device is suitable for
buffer registers, I/O ports, and bidirectional bus drivers.
The eight latches are transparent D latches. While the enable
(C) is high the Q outputs will follow the data (D) inputs. When
the enable is taken low, the Q outputs will be latched at the levels
that were set up at the D inputs.
An output-control input (OC) places the eight outputs in either
a normal logic state (high or low logic levels) or a high-imped-
ance state. The high-impedance third state and increased drive
provide the capability to drive the bus line in a bus-organized
system without need for interface or pull-up components.
The output control OC does not affect the internal operations of
the latches. Old data can be retained or new data can be entered
while the outputs are off.
The devices are characterized over full military temperature
range of -55°C to +125°C.
FUNCTION TABLE
INPUTS
OC
L
L
L
H
C
H
H
L
X
nD
H
L
X
X
OUTPUT
nQ
H
L
nQ
0
Z
1
Note:
1. Logic symbol in accordance with ANSI/IEEE Std 91-1984 and IEC
Publication 617-12.
OC
1Q
1D
2D
2Q
3Q
3D
4D
4Q
V
SS
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
DD
8Q
8D
7D
7Q
6Q
6D
5D
5Q
C
20-Pin DIP
Top View
OC
1Q
1D
2D
2Q
3Q
3D
4D
4Q
V
SS
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
DD
8Q
8D
7D
7Q
6Q
6D
5D
5Q
C
20-Lead Flatpack
Top View
LOGIC SYMBOL
OC
C
(1)
(11)
EN
C1
1D (3)
(4)
2D
3D (7)
(8)
4D
5D (13)
6D (14)
7D (17)
8D (18)
1D
(2)
1Q
(5)
2Q
(6) 3Q
(9)
(12)
(15)
(16)
(19)
4Q
5Q
6Q
7Q
8Q
1
Note:
1. Data may be latched internally.
Does anyone have the CD that came with the XSBase255 development board? I lost mine and can't find it anymore.
Does anyone have the CD that came with the XSBase255 development board? I lost mine and can't find it anymore. If you have one, send it to my email: rayforeverster@gmail.com...
kpbearmo Embedded System
Digital frequency meter design
I want to design a frequency meter based on FPGA. There are programs for each module. They need to be created into a project file, which can be downloaded into fpga. If you can complete it, please pri...
无名人 FPGA/CPLD
2017 National Telecommunications Competition Communication Questions
The topic of this competition specifically pointed out that white light emitting diodes should be used. In addition, there are photoelectric sensors and speakers. So I guess we will be asked to make a...
13432812441 Electronics Design Contest
[EEW World Cup Casino] Football betting in progress, speed betting on the semi-final between Germany and Spain~~~
The World Cup quarter-finals have come to an end, and the top four have been announced. I believe this has left a lot of regrets for everyone~~ Few people can guess the list of the top four correctlyT...
open82977352 Talking
05.10【Daily Question】C language question
Since I changed shifts with Chunyang today, I am not well prepared. Please forgive me! ~ Let's take a look at a pointer problem first: What is the difference between the two definitions of char *p[SIZ...
wanghongyang Integrated technical exchanges
Use of Timer_A
Everyone, I set Timer_A to UART, ADC, PWM, and Timer_B to input capture, they shouldn't affect each other, right?...
会会 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1147  307  1802  1079  2731  24  7  37  22  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号