530FA142M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530FA142M000DGR

530FA142M000DGR: DescriptionLVDS Output Clock Oscillator, 142MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FA142M000DGR Overview

LVDS Output Clock Oscillator, 142MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FA142M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	142 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Ground drain amplifier circuit connections

Typical application diagram of KJ004-wiring diagram and waveform diagram

Internal circuit schematic diagram of F001

Typical complementary emitter output amplifier schematic circuit

Isolated photoelectric input and output working principle diagram

Electronic two-tone metronome circuit

Help, we are making a DC-AC module, do you have a schematic diagram?: [i=s]This post was last edited by paulhyde on 2014-9-15 04:08[/i] There is also some knowledge about PWM and SPWM waves. I searched on Baidu but don’t quite understand how to get SPWM waves?...; 范宇橙 Electronics Design Contest

Several useful download articles in the process of learning Z-Stack: This article is worth referring to when learning Z-Stack. [[i] This post was last edited by lvhoujun on 2011-9-19 19:52 [/i]]...; lvhoujun RF/Wirelessly

UCF Constraint Series - Pin Constraints: For example: module design_top(clk, A, B, C, D, E); endmodule Then NET "A" LOC = "E2" ; NET "B" LOC = "E3" | IOSTANDARD = SSTL2_II ; NET "C" LOC = "B15" ; NET "D" IOSTANDARD = SSTL2_II ; The above is ...; 樱雅月 FPGA/CPLD

Show the process of WEBENCH design + low-pass filter based on TL082: TI's webench online design tool has a special set of design processes and methods for filter design. First, select the filters tab command from the webench designer, select the low-pass filter, and cl...; 常见泽1 Analogue and Mixed Signal

What determines the transient current of a DC-DC switching tube?: If a step-down DC-DC needs to select a switch tube, and the steady-state current is 500mA (the current after LC filtering), how to calculate the transient current peak of the switch tube? What factors...; 771235870 Power technology

New Technology for Air Quality Monitors and Smoke Detectors: Air quality sensors are not new. In fact, we all have one on our face. Unfortunately, our noses are sometimes unreliable, failing to detect odorless harmful gases or when a fire breaks out nearby whil...; fish001 Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components