530FA165M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530FA165M000DGR

530FA165M000DGR: DescriptionLVDS Output Clock Oscillator, 165MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FA165M000DGR Overview

LVDS Output Clock Oscillator, 165MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FA165M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	165 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Hearing sense actuator (a) composed of NE571

Charger circuit diagram using thyristor

555 timer constitutes a 60Hz clock oscillation signal circuit

audio mixing amplifier circuit

Clever use of KD-28 to make light-controlled toy cars

Ask about the application of MAX267 filter chip: MAX267 is a dedicated bandpass filter chip. I want to get a gain of 10,000 times the center frequency signal, so I use two 267 cascades, each with two second-order filters, each with a Q of 10, the cl...; lszcp Embedded System

When I use Dingyang SDS1102CM digital oscilloscope to measure the sine waveform, there are slight steps when it is displayed?: When I use Dingyang SDS1102CM digital oscilloscope to measure the sine wave, there is a slight step when it is displayed? Has any engineer encountered this and can give an answer?...; l660066 DIY/Open Source Hardware

【CN0016】Interfacing the ADL5370 I/Q modulator with the AD9779A dual-channel, 1 GSPS high-speed DAC: Circuit Function and AdvantagesThis circuit provides a simple and effective interface between the ADL5370 I/Q modulator and the AD9779A high speed DAC. The ADL5370 and AD9779A are well matched because...; EEWORLD社区 ADI Reference Circuit

Wi-Fi in 2025: It might be watching your every move: The same is true for Wi-Fi. Without Wi-Fi, none of us can be swiping away on YouTube videos on our company laptops via a rogue hotspot in a busy but socially distanced coffee shop while we’re supposed...; 石榴姐 RF/Wirelessly

Function OALPAtoVA(): In oal_memory.h: #define oalpatova(pa,c) (void *)(((c)?(pa)|0x80000000:(pa)|0xa0000000) Defined in eboot: volatile s3c2450_ioport_reg *s2450iop=(s3c2450_ioport_reg *)oalpatova(S3C2450_BASE_REG_PA_IOPO...; chenmo Embedded System

I would like to ask a question about USB: Sorry, I'm a newbie and I don't understand a lot, please forgive me.I recently wanted to use an SD card to make a USB flash drive. I want to encrypt the data before writing it to the SD card, and then...; jihua stm32/stm8

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components