10118615-907009CLF datasheet, PDF

10118615-907009CLF: DescriptionBoard Connector; CategoryThe connector The connector; File Size264KB，4 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

10118615-907009CLF Overview

Board Connector

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Amphenol
Reach Compliance Code	compliant
ECCN code	EAR99
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (50) OVER NICKEL (50)
Contact completed and terminated	Gold (Au) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	COPPER ALLOY
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e4
MIL compliance	NO
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of rows loaded	1
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	7
Base Number Matches	1

PDS: Rev :E

STATUS:Released

Printed: Jul 22, 2014

Current carrying capacity of PCB traces and vias: [i=s]This post was last edited by qwqwqw2088 on 2020-9-28 08:25[/i]Introduction: The electrical connection between various devices on the FR4 copper-clad PCBA is achieved through copper foil traces an...; qwqwqw2088 PCB Design

May I ask what article the following circuit diagram comes from or whether it has been patented?: May I ask what article the following circuit diagram comes from or whether it has been patented? [img]http://www.dataweek.co.za/Articles/Dataweek%20-%20Published%20by%20Technews/dw3181b.png[/img]...; duowenti PCB Design

About 28377d dual-core simulation and CLA simulation experience: Since 28377D has two CPUs and two CLAs, simulation is more troublesome. Record the operations during simulation. When simulating CPU2, because CPU2 is started by CPU1, CPU1 needs to set CPU2 startup M...; Aguilera Microcontroller MCU

DDR3 reference clock issues: [color=#000000]Use DDR3 SDRAM Controller with UniPHY to control DDR3, and the FPGA is stratix IV EP4SGX series[/color] [color=#000]1.Memory clock frequency 520MHz 2.Set[/color][font=Calibri][color=#00...; xiaoganer FPGA/CPLD

Vivado implementation error, please help: I am working on an IP core, and when I implement it, it keeps reporting "XXX is not placed", as shown in the picture:Is this a common problem? Please give me some advice:congratulate:...; zrqldg FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components