EEWORLDEEWORLDEEWORLD

Part Number

Search

86SMX/3C4BF25.0MHZ

Description
Parallel - Fundamental Quartz Crystal, 25MHz Nom
CategoryPassive components    Crystal/resonator   
File Size123KB,1 Pages
ManufacturerGolledge Electronics
Websitehttp://www.golledge.com/
Environmental Compliance  
Download Datasheet Parametric View All

86SMX/3C4BF25.0MHZ Overview

Parallel - Fundamental Quartz Crystal, 25MHz Nom

86SMX/3C4BF25.0MHZ Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerGolledge Electronics
Reach Compliance Codecompliant
Other featuresTAPE AND REEL; AT STRIP CRYSTAL
Ageing5 PPM/FIRST YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.01%
frequency tolerance30 ppm
load capacitance12 pF
Manufacturer's serial number86SMX
Installation featuresSURFACE MOUNT
Nominal operating frequency25 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
physical sizeL13.1XB5.0XH5.0 (mm)/L0.516XB0.197XH0.197 (inch)
Series resistance25 Ω
surface mountYES
Base Number Matches1
OBSOLETE - DO NOT USE
SM Crystal Plastic Encapsulated
Specifications
86SMX
Parameters
Frequency range:
Calibration tolerance:
Temperature stability:
3.5 ~ 90.0MHz
±30ppm
±50ppm
±50ppm
±100ppm
Product
86SMX


B
D
F
J
S
specify
F
3
3
5
5
C
1
4
specify
Option
Codes
13.10
(max)
5.00
(max)
Operating temperature range:
-10 to +70°C
-40 to +85°C
other
Storage temperature range:
-40 to +90°C
Circuit condition:
12pF
16pF
20pF
30pF
Series resonant
Other values
4.60
5.00
(max)
ACTUAL SIZE
9.40
1.60
1
4.40
4
3
1.20
1
2.00
6.70
TOP VIEW
2
3.40
3.00
2
SOLDER PAD LAYOUT
4
3
2.40
1.60
2.40
Oscillation mode:
Fundamental (10.0 ~ 40.0MHz)
3rd overtone (30.0 ~ 90.0MHz)
Static capacitance (C
0
):
5pF max
Scale 2:1
Features
Wide frequency range
Plastic moulded package
AT-strip crystal
Fundamental mode up to 40.0MHz
Equivalent series resistance (max):
200Ω (3.5 ~ 3.9MHz)
150Ω (4.0 ~ 4.9MHz)
100Ω (5.0 ~ 5.9MHz)
80Ω (6.0 ~ 8.9MHz)
60Ω (9.0 ~ 9.9MHz)
50Ω (10.0 ~ 12.9MHz)
35Ω (13.0 ~ 18.9MHz)
25Ω (19.0 ~ 40.0MHz, fund)
80Ω (30.0MHz+, 3rd OT)
Ageing:
Drive level:
±5ppm max first year
100μW max
Soldering conditions:
260°C, 10sec max
Standard Frequencies
Frequencies in MHz
3.579545
3.686400
4.000000
4.096000
4.433619
4.915200
6.000000
6.144000
6.553600
7.159090
7.372800
7.680000
8.000000
8.192000
9.216000
9.600000
9.830400
10.000000
10.240000
10.245000
11.059200
12.000000
12.288000
13.000000
13.500000
14.318180
14.745600
15.000000
15.360000
16.000000
16.384000
16.588000
17.734475
18.432000
19.200000
19.660800
20.000000
20.945000
22.118400
22.579200
24.000000
24.576000
25.000000
28.322000
29.491200
32.000000
36.000000
40.000000
48.000000
50.000000
66.666000
80.000000
Standard.
Optional - Please specify required code(s) when ordering
Ordering Information
Product name + option codes + frequency
eg:
86SMX/351DF 16.0MHz
30/50/10/16-F (standard)
86SMX/5C4JF 24.0MHz
50/100/40/30-F
Option code X (eg 86SMX/X) denotes a custom specification.
Available on T&R - 1k pcs per reel.
Refer to our website for T&R and soldering details.
Tel:
+44 1460 256 100
04 Jun 2013
Fax:
+44 1460 256 101
E-mail:
sales@golledge.com
Web:
www.golledge.com
Altera FPGA downloads JIC file successfully, but does not load, downloads sof normally
[i=s]This post was last edited by wsmysyn on 2018-7-29 10:09[/i] As the title: I was debugging FPGA recently and needed to burn the code into Flash; but the jic file was downloaded successfully but th...
wsmysyn FPGA/CPLD
I am using SPI to communicate between two LM3S9B96s, but the slave cannot receive any data.
I have attached the program for the master to send and the slave to receive. Could you please help me figure out where the problem is? Thanks in advance. SPI_rec_slave (slave receiving program)#includ...
fendou Microcontroller MCU
Hiring embedded software engineer
Headhunting position [Chengdu] Job responsibilities: 1. According to the company's business requirements, develop embedded software for R&D products and test platforms; 2. Responsible for the design, ...
ff318421749 Recruitment
Good luck on the college entrance examination! What suggestions do you have for candidates who are about to choose their majors and fill out their applications?
[font=微软雅黑][size=3]It's the annual college entrance examination time again. Are there any students who are about to take the college entrance examination? What words of encouragement do you want to sa...
eric_wang Talking
Directivity pattern of waveguide slot antenna
Does anyone know the formula for the directivity pattern of a waveguide slot antenna? Thank you in advance!...
wangxugang RF/Wirelessly
FPGA clock output problem
In the EP3Cls200 fpGA, the pllout clock output pin says Optional negative terminal for external clock outputs from PLL [1..4]. These pins can only use the differential I/O standard if it is being fed ...
bfxyxxjx FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2752  1305  922  901  768  56  27  19  16  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号