89542-202H datasheet, PDF - EEWORLD Datasheet

89542-202H: DescriptionBoard Connector, 2 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Black Insulator, Receptacle; CategoryThe connector The connector; File Size340KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

89542-202H Overview

Board Connector, 2 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	BREAKAWAY TYPE
body width	0.19 inch
subject depth	0.1 inch
body length	0.1 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (15) OVER NICKEL (50)
Contact completed and terminated	TIN LEAD (150) OVER NICKEL (50)
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Dielectric withstand voltage	1500VAC V
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	GLASS FILLED POLYCYCLOHEXYLENE TEREPHTHALLATE
JESD-609 code	e0
Manufacturer's serial number	89542
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	130 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	15u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.125 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	2
Base Number Matches	1

msp430g2553TACCTL0 cannot enter interrupt: Use launchpad to capture external pulses; TACTL is used as timing clock, and TACCTL0 captures pulses; but the capture interrupt can never be entered. The external pulse is provided by the signal gener...; 断桥 Microcontroller MCU

How should I deal with the warnings I encountered during QUARTUS simulation? Please continue to help me~~~~: 1.Warning: Can't display state machine states -- register holding state machine bit "|times|t_state.t0" was synthesized away 2.Warning: Ignored node vector in source file. Cannot find corresponding no...; wangdj1107 FPGA/CPLD

Recruiting WinCE embedded engineers, hardware engineers: Our company is a newly established company with a strong market, but we are in need of a group of experienced, passionate and entrepreneurial technicians to join us. We will give developers great free...; richpowerHK Embedded System

System Tasks in Verilog: I spent a long time looking at system tasks, but there is one thing I don't understand, which is what role does the system task play when simulating with Quartus? Can I comment out the system tasks in...; wall_e FPGA/CPLD

Soft start circuit of switching power supply: Soft start circuit of switching power supplyThe input circuit of the switching power supply mostly adopts a rectifier plus capacitor filter circuit. At the moment of closing the input circuit, since t...; zbz0529 Power technology

winpcap for wince: Has anyone solved the "Windows CE failed to load the packet capture driver" problem of winpcap for wince?...; greenmilan Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components