EEWORLDEEWORLDEEWORLD

Part Number

Search

530MC536M000DGR

Description
LVPECL Output Clock Oscillator, 536MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530MC536M000DGR Overview

LVPECL Output Clock Oscillator, 536MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MC536M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency536 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
[Help] Ask a question about watchdog!
To turn off the watchdog, MOV #WDTPW+WDTHOLD, &WDTCTLmeans to set the HOLD bit,right? Then I use bis #080H, &WDTCTL, is this OK?Also, what exactly is WDTPW?...
ahaoahao Microcontroller MCU
Beautiful pictures of Beijing Olympics
I think it's pretty good, so I'll post it for everyone to appreciate! :) :) :)...
xiaolong3188 Talking
During the STM32 hardware simulation debugging process, the system stops at a certain point and does not run further.
During the STM32 hardware simulation debugging process, after running a circle, I re-run WHILE(1), as shown in (1). Pressing F10 or F11 is ineffective and the program stops at WHILE(1) and does not mo...
一沙一世 stm32/stm8
The USB synchronization connection of Ce6.0, Ce prompts that the connection is successful, and the PC side activesync prompts that it is connecting for a while, and then automatically disconnects.
I used the 2410BSP with the built-in simulator in 6.0 and ported it to my own platform, but the USB connection failed because the USB was customized for the serial function. The following data abort a...
linwj Embedded System
Designed a dual H-bridge motor driver module with current sampling
[table=98%,rgb(238, 238, 238)] [tr][td] Sold close to cost, only 96 sets were made, priced at 166 yuan, named RMHB-001, you can find it by searching this name on Taobao. Use 1: It can be used to drive...
明朗少女Ace PCB Design
Design of CAN adapter driver in wince environment
Abstract: This paper briefly introduces the design principle of the driver under the embedded real-time operating system WinCE and the CAN bus technology, and analyzes in detail the design and impleme...
吸铁石上 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1125  371  575  1597  1986  23  8  12  33  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号